{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T15:38:39Z","timestamp":1725550719045},"publisher-location":"Berlin, Heidelberg","reference-count":29,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540296430"},{"type":"electronic","value":"9783540321088"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/11572961_14","type":"book-chapter","created":{"date-parts":[[2005,10,18]],"date-time":"2005-10-18T11:06:07Z","timestamp":1129633567000},"page":"157-170","source":"Crossref","is-referenced-by-count":5,"title":["The Challenges of Massive On-Chip Concurrency"],"prefix":"10.1007","author":[{"given":"Kostas","family":"Bousias","sequence":"first","affiliation":[]},{"given":"Chris","family":"Jesshope","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"14_CR1","doi-asserted-by":"crossref","unstructured":"Jesshope, C.: Micro-grids - the exploitation of massive on-chip concurrency, invited paper, Cetraro HPC workshop, Cetraro, Italy, to be published in Advances in Parallel Computing (2004), http:\/\/staff.science.uva.nl\/~jesshope\/Papers\/HPC-paper.pdf","DOI":"10.1016\/S0927-5452(05)80012-7"},{"issue":"1","key":"14_CR2","doi-asserted-by":"publisher","first-page":"8","DOI":"10.1147\/rd.111.0008","volume":"11","author":"D.W. Anderson","year":"1967","unstructured":"Anderson, D.W., Sparacio, F.J., Tomasulo, R.M.: The IBM System\/360 Model 91: Machine Philosophy and Instruction-Handling. IBM J. Res. Dev.\u00a011(1), 8 (1967)","journal-title":"IBM J. Res. Dev."},{"key":"14_CR3","doi-asserted-by":"crossref","unstructured":"Smith, J., Pleszkun, A.: Implementation of Precise Interrupts in Pipelined Processors. In: Proc. of Int\u2019l. Symposium on Computer Architecture, pp. 36\u201344 (1985)","DOI":"10.1145\/327070.327125"},{"key":"14_CR4","doi-asserted-by":"crossref","unstructured":"Kucuk, G., Ponomarev, D., Ghose, K., Kogge, P.M.: Energy\u2013Efficient Instruction Dispatch Buffer Design. In: Int\u2019l. Symp. on Low Power Electronics and Design (ISLPED 2001) (August 2001)","DOI":"10.1145\/383082.383144"},{"key":"14_CR5","doi-asserted-by":"crossref","unstructured":"Balasubramonian, R., Dwarkadas, S., Albonesi, D.: Reducing the Complexity of the Register File in Dynamic Superscalar Processor. In: Proc. of the 34th Int\u2019l. Symposium on Microarchitecture (MICRO 2001), p. 37 (2001)","DOI":"10.1109\/MICRO.2001.991122"},{"key":"14_CR6","unstructured":"Shilov, A.: Intel to Cancel NetBurst, Pentium 4, Xeon Evolution (2004), http:\/\/www.xbitlabs.com\/news\/cpu\/display\/20040507000306.html (accessed January 7, 2005)"},{"key":"14_CR7","unstructured":"Wilcox, K., Manne, S.: Alpha processors: A history of power issues and a look to the future, Cool-Chips Tutorial, Held in conjunction with MICRO-32 (November 1999)"},{"key":"14_CR8","doi-asserted-by":"crossref","unstructured":"Homewood, M., May, D., Shepherd, D., Shepherd, R.: The IMS T800 Transputer. IEEE Micro, 10\u201326 (October 1987)","DOI":"10.1109\/MM.1987.305012"},{"key":"14_CR9","first-page":"84","volume-title":"Proc. ICCAD 2000","author":"R.H.J.M. Otten","year":"2000","unstructured":"Otten, R.H.J.M., Stravers, P.: Challenges in physical chip design. In: Proc. ICCAD 2000, p. 84. IEEE Computer society press, San Jose (2000)"},{"issue":"3","key":"14_CR10","doi-asserted-by":"publisher","first-page":"325","DOI":"10.1109\/5.915377","volume":"89","author":"R. Ronen","year":"2001","unstructured":"Ronen, R., Mendelson, A., Lai, K., Pollack, F., Shen, J.: Coming challenges in Microarchitecture and architecture. Proc IEEE\u00a089(3), 325\u2013340 (2001)","journal-title":"Proc IEEE"},{"key":"14_CR11","doi-asserted-by":"publisher","first-page":"309","DOI":"10.1049\/ip-cdt:19960788","volume":"143","author":"A. Bolychevsky","year":"1996","unstructured":"Bolychevsky, A., Jesshope, C.R., Muchnick, V.B.: Dynamic scheduling in RISC architectures. IEE Trans. E, Computers and Digital Techniques\u00a0143, 309\u2013317 (1996)","journal-title":"IEE Trans. E, Computers and Digital Techniques"},{"key":"14_CR12","unstructured":"Gontmakher, A., Schuster, A.: Intrathreads: Techniques for Parallelizing Sequential Code. In: 6th Workshop on Multithreaded Execution, Architecture, and Compilation (MTEAC-6), Istanbul (November 2002) (in conjunction with Micro-35)"},{"key":"14_CR13","first-page":"34","volume-title":"Proc. ACAC 2000, Canberra","author":"C.R. Jesshope","year":"2000","unstructured":"Jesshope, C.R., Luo, B.: Micro-threading: A New Approach to Future RISC. In: Proc. ACAC 2000, Canberra, Canberra, January 2000, pp. 34\u201341. IEEE Computer Society press, Los Alamitos (2000) ISBN 0-7695-0512-0"},{"key":"14_CR14","first-page":"80","volume-title":"Proc. ACSAC 2001, Australia Computer Science Communications","author":"C.R. Jesshope","year":"2001","unstructured":"Jesshope, C.R.: Implementing an efficient vector instruction set in a chip multi-processor using micro-threaded pipelines. In: Proc. ACSAC 2001, Australia Computer Science Communications, vol.\u00a023(4), pp. 80\u201388. IEEE Computer Society, Los Alamitos (2001) ISBN 0-7695-0954-1"},{"key":"14_CR15","first-page":"83","volume-title":"Proc. 7th Asia-Pacific conference on Computer systems architecture","author":"B. Luo","year":"2002","unstructured":"Luo, B., Jesshope, C.: Performance of a Micro-threaded Pipeline. In: Lai, F., Morris, J. (eds.) Proc. 7th Asia-Pacific conference on Computer systems architecture, vol.\u00a06, pp. 83\u201390. Australian Computer Society, Inc., Darlinghurst (2002) ISBN ~ ISSN:1445-1336 , 0-909925-84-4"},{"key":"14_CR16","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"21","DOI":"10.1007\/978-3-540-39864-6_4","volume-title":"Advances in Computer Systems Architecture","author":"C.R. Jesshope","year":"2003","unstructured":"Jesshope, C.R.: Multithreaded microprocessors \u2013 evolution or revolution (Keynote paper). In: Omondi, A.R., Sedukhin, S.G. (eds.) ACSAC 2003. LNCS, vol.\u00a02823, pp. 21\u201345. Springer, Heidelberg (2003) ISSN0302-9743"},{"key":"14_CR17","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"383","DOI":"10.1007\/978-3-540-27776-7_40","volume-title":"Computer Systems: Architectures, Modeling, and Simulation","author":"C.R. Jesshope","year":"2004","unstructured":"Jesshope, C.R.: Scalable instruction-level parallelism. In: Pimentel, A.D., Vassiliadis, S. (eds.) SAMOS 2004. LNCS, vol.\u00a03133, pp. 383\u2013392. Springer, Heidelberg (2004)"},{"key":"14_CR18","doi-asserted-by":"crossref","unstructured":"Brockman, J.B., Thoziyoor, S., Kuntz, S.K., Kogge, P.M.: A low cost, multithreaded processing-in-memory system. In: Proc. 3rd workshop on Memory performance issues (ISCA 31), pp. 16\u201322 (2004) ISBN:1-59593-040-X","DOI":"10.1145\/1054943.1054946"},{"key":"14_CR19","doi-asserted-by":"crossref","unstructured":"Foster, I., Roy, A., Sander, V.: A Quality of Service Architecture that Combines Resource Reservation and Application Adaptation. In: Proc. 8th International Workshop on Quality of Service (IWQOS 2000), Pittsburgh, USA (2000)","DOI":"10.1109\/IWQOS.2000.847954"},{"key":"14_CR20","doi-asserted-by":"crossref","unstructured":"Buyya, R., Murshed, M.: GridSim: A Toolkit for the Modeling and Simulation of Distributed Resource Management and Scheduling for Grid Computing. Journal of Concurrency and Computation: Practice and Experience (CCPE)\u00a014(13-15) (November-December 2002)","DOI":"10.1002\/cpe.710"},{"key":"14_CR21","doi-asserted-by":"crossref","unstructured":"Manne, S., Klauser, A., Grunwald, D.: Pipeline Gating: Speculation Control for Energy Reduction. In: Proc. Intl Symp. on ComputerArchitecture, ISCA (1998)","DOI":"10.1145\/279361.279377"},{"key":"14_CR22","doi-asserted-by":"crossref","unstructured":"Marculescu, D.: Profile driven Code Execution for Low Power Dissipation. In: Proc. Intl. Symp. Low Power Electronics and Design (2000)","DOI":"10.1145\/344166.344619"},{"key":"14_CR23","doi-asserted-by":"crossref","unstructured":"Zyuban, V., Kogge, P.: Optimization of High-Performance Superscalar Architectures for Energy-Delay Product. In: Proc Intl. Symposium on Low Power Electronics and Design (2000)","DOI":"10.1145\/344166.344522"},{"key":"14_CR24","unstructured":"Ghiasi, S., Casmira, J., Grunwald, D.: Using IPC Variation in Workloads with Externally Specified Rates to Reduce Power Consumption. In: Workshop on Complexity Effective Design. ISCA27 (2000)"},{"key":"14_CR25","doi-asserted-by":"crossref","unstructured":"Iyer, A., Marculescu, D.: Power aware microarchitecture resource scaling. In: Proc Design, automation and test in Europe, Munich, Germany, pp. 190\u2013196 (2001) ISBN:0-7695-0993-2","DOI":"10.1109\/DATE.2001.915023"},{"key":"14_CR26","doi-asserted-by":"crossref","unstructured":"Sree, R., Settle, A., Bratt, I., Connors, D.A. (2003) Compiler-directed resource management for active code region. In: Proc. 7th Workshop on Interaction between Compilers and Computer Architecture (February 2003)","DOI":"10.1109\/INTERA.2003.1192359"},{"key":"14_CR27","doi-asserted-by":"crossref","unstructured":"Chheda, S., Unsal, O., Koren, I., Krishna, C.M., Moritz, C.A.: Combining compiler and runtime IPC predictions to reduce energy in next generation architectures. In: Proc. 1st Conf. On Computing Frontiers archive, Ischia, Italy, pp. 240\u2013254 (2004) ISBN:1-58113-741-9","DOI":"10.1145\/977091.977125"},{"key":"14_CR28","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"195","DOI":"10.1007\/11431664_12","volume-title":"Implementation and Application of Functional Languages","author":"A. Shafarenko","year":"2005","unstructured":"Shafarenko, A., Scholz, S.-B.: General homomorphic overloading. In: Grelck, C., Huch, F., Michaelson, G.J., Trinder, P. (eds.) IFL 2004. LNCS, vol.\u00a03474, pp. 195\u2013210. Springer, Heidelberg (2005)"},{"key":"14_CR29","unstructured":"Shafarenko, A.: Stream Processing on the Grid: an Array Stream Transforming Language. SNPD 2003, 268\u2013276 (2003)"}],"container-title":["Lecture Notes in Computer Science","Advances in Computer Systems Architecture"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11572961_14.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,17]],"date-time":"2020-11-17T19:55:39Z","timestamp":1605642939000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11572961_14"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540296430","9783540321088"],"references-count":29,"URL":"https:\/\/doi.org\/10.1007\/11572961_14","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2005]]}}}