{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T15:38:47Z","timestamp":1725550727721},"publisher-location":"Berlin, Heidelberg","reference-count":23,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540296430"},{"type":"electronic","value":"9783540321088"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/11572961_15","type":"book-chapter","created":{"date-parts":[[2005,10,18]],"date-time":"2005-10-18T11:06:07Z","timestamp":1129633567000},"page":"171-185","source":"Crossref","is-referenced-by-count":0,"title":["FMRPU: Design of Fine-Grain Multi-context Reconfigurable Processing Unit"],"prefix":"10.1007","author":[{"given":"Jih-Ching","family":"Chiu","sequence":"first","affiliation":[]},{"given":"Ren-Bang","family":"Lin","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"issue":"2","key":"15_CR1","doi-asserted-by":"publisher","first-page":"42","DOI":"10.1109\/54.500200","volume":"13","author":"S. Brown","year":"1996","unstructured":"Brown, S., Rose, J.: Architecture of FPGAs and CPLDs: A Tutorial. IEEE Design and Test of Computers\u00a013(2), 42\u201357 (1996)","journal-title":"IEEE Design and Test of Computers"},{"key":"15_CR2","doi-asserted-by":"crossref","unstructured":"Gokhale, M., Holmes, W., Kopser, A., Lucas, S., Minnich, R., Sweely, D., Lopresti, D.: Building and Using a Highly Parallel Programmable Logic Array. IEEE Computer, 81\u201389 (1991)","DOI":"10.1109\/2.67197"},{"key":"15_CR3","first-page":"300","volume-title":"Systolic Array Processors","author":"P. Bertin","year":"1989","unstructured":"Bertin, P., Roncin, D., Vuillemin, J.: Introduction to Programmable Active Memories. In: Systolic Array Processors, pp. 300\u2013309. Prentice Hall, Englewood Cliffs (1989)"},{"key":"15_CR4","doi-asserted-by":"crossref","unstructured":"Hauck, S., Fry, T.W., Hosler, M.M., Kao, J.P.: The Chimaera Reconfigurable Functional Unit. In: Proceedings of IEEE Symposium on Field-programmable Custom Computing Machines (1997)","DOI":"10.1109\/FPGA.1997.624608"},{"key":"15_CR5","doi-asserted-by":"crossref","unstructured":"Wirthlin, M.J., Hutchings, B.L.: A Dynamic Instruction Set Computer. In: Proceedings of IEEE Symposium on Field-programmable Custom Computing Machines (1995)","DOI":"10.1109\/FPGA.1995.477415"},{"key":"15_CR6","doi-asserted-by":"crossref","unstructured":"Chen, D., Rabaey, J.: Reconfigurable Multi-processor IC for Rapid Prototyping of Algorithmic-Specific High-Speed Datapaths. IEEE Journal of Solid-State Circuits\u00a027(12) (2003)","DOI":"10.1109\/4.173120"},{"key":"15_CR7","doi-asserted-by":"crossref","unstructured":"Mirsky, E., DeHon, A.: MATRIX: A Reconfigurable Computing Architecture with Configurable Instruction Distribution and Deployable Resources. In: Proceedings of IEEE Symposium on FPGAs for Custom Computing Machines, pp. 157\u201366 (1996)","DOI":"10.1109\/FPGA.1996.564808"},{"key":"15_CR8","doi-asserted-by":"crossref","unstructured":"Ebeling, C., Cronquist, D., Franklin, P.: Configurable Computing: The Catalyst for High-Performance Architectures. In: Proceedings of IEEE International Conference on Application-specific Systems, Architectures and Processors, pp. 364\u2013372 (1997)","DOI":"10.1109\/ASAP.1997.606841"},{"key":"15_CR9","doi-asserted-by":"crossref","unstructured":"Miyamori, T., Olukotun, K.: A Quantitative Analysis of Reconfigurable Coprocessors for Multimedia Applications. In: Proc. of IEEE Sym. on Field-Programmable Custom Computing Machines (1998)","DOI":"10.1109\/FPGA.1998.707876"},{"key":"15_CR10","unstructured":"Tau, E., Chen, D., Eslick, I., Brown, J., DeHon, A.: A First Generation DPGA Implementation. In: FPD 1995, Canadian Workshop of Field-Programmable Devices (1995)"},{"key":"15_CR11","unstructured":"Hauser, J.R., Wawrzynek, J.: Garp: A MIPS Processor with a Reconfigurable Co-processor. In: Proc. of the IEEE Symposium on FPGAs for Custom Computing Machines (1997)"},{"key":"15_CR12","unstructured":"Singh, H., Lee, M.-H., Lu, G., Kurdahi, F.J., Bagherzadeh, N.: MorphoSys: An Integrated Reconfigurable System for Data-Parallel Computation-Intensive Applications., University of California, Irvine, CA 92697 and Eliseu M. C. Filho, Federal University of Rio de Janeiro, Brazil"},{"key":"15_CR13","unstructured":"Rabaey, J.M.: Reconfigurable Processing: The Solution to Low-Power Programmable DSP, Department of EECS, University of California at Berkeley"},{"key":"15_CR14","doi-asserted-by":"crossref","unstructured":"Babb, J., Frank, M., Lee, V., Waingold, E., Barua, R., Taylor, M., Kim, J., Devabhaktuni, S., Agrawal, A.: The RAW Benchmark Suite: computation structures for general-purpose computing. In: Proc. of IEEE Symposium on Field-Programmable Custom Computing Machines, pp. 134\u2013143 (1997)","DOI":"10.1109\/FPGA.1997.624613"},{"key":"15_CR15","unstructured":"See General Processor Information, \n                    \n                      http:\/\/infopad.eecs.berkeley.edu\/CIC\/summary\/local"},{"key":"15_CR16","unstructured":"Xilinx, Inc., The Virtex Series of FPGAs. See \n                    \n                      http:\/\/www.xilinx.com\/products\/virtex"},{"key":"15_CR17","unstructured":"Katherine Compton Northwestern University And Scott Hauck University of Washington \u201cReconfigurable Computing: A Survey of Systems and Software\u201d"},{"key":"15_CR18","unstructured":"Sanz, C., Garrido, M.J., Meneses, J.M.: VLSI Architecture for Motion Estimation using the Block-Matching Algorithm., Telecomunicaci\u00f3n Technical University of Madrid"},{"key":"15_CR19","unstructured":"Burns, J., Donlin, A., Hogg, J., Singh, S., de Wit, M.: A Dynamic Reconfiguration Run-Time System. The Department of Computing Science, The University of Glasgow Glasgow G12 8RZ, United Kingdom"},{"key":"15_CR20","unstructured":"Hauck, S., Hosler, M.M., Fry, T.W.: High-Performance Carry Chains for FPGAs, Department of Electrical and Computer Engineering Northwestern University Evanston, IL 60208-3118 USA"},{"key":"15_CR21","doi-asserted-by":"publisher","first-page":"239","DOI":"10.1023\/A:1025694914489","volume":"26","author":"K. Puttegowda","year":"2003","unstructured":"Puttegowda, K., Lehn, D.I., Park, J.H., Athanas, P., Jones, M.: Context Switching in a Run-Time Reconfigurable System. The Journal of Supercomputing\u00a026, 239\u2013257 (2003)","journal-title":"The Journal of Supercomputing"},{"key":"15_CR22","unstructured":"Weinhardt, M., Luk, W.: Pipeline Vectorization. In: The 7th Annual IEEE Symposium on Field-Programmable Custom Computing Machines FCCM 1999 Marriott at Napa Valley, Napa, California, pp. 20\u201323 (1999)"},{"key":"15_CR23","unstructured":"Masud, M.I.: FPGA routing structures: A novel switch block and depopulated interconnect matrix architectures, Master\u2019s thesis, Department of Electrical and Computer Engineering, University of British Columbia (1999)"}],"container-title":["Lecture Notes in Computer Science","Advances in Computer Systems Architecture"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11572961_15.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T06:40:37Z","timestamp":1619505637000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11572961_15"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540296430","9783540321088"],"references-count":23,"URL":"https:\/\/doi.org\/10.1007\/11572961_15","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2005]]}}}