{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,5]],"date-time":"2025-01-05T00:40:04Z","timestamp":1736037604579,"version":"3.32.0"},"publisher-location":"Berlin, Heidelberg","reference-count":20,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540296430"},{"type":"electronic","value":"9783540321088"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/11572961_2","type":"book-chapter","created":{"date-parts":[[2005,10,18]],"date-time":"2005-10-18T11:06:07Z","timestamp":1129633567000},"page":"3-14","source":"Crossref","is-referenced-by-count":3,"title":["Efficient Voltage Scheduling and Energy-Aware Co-synthesis for Real-Time Embedded Systems"],"prefix":"10.1007","author":[{"given":"Amjad","family":"Mohsen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Richard","family":"Hofmann","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"2_CR1","doi-asserted-by":"publisher","first-page":"989","DOI":"10.1016\/S0026-2692(03)00167-8","volume":"34","author":"R. M\u00fcnzenberger","year":"2003","unstructured":"M\u00fcnzenberger, R., D\u00f6rfel, M., Hofmann, R., Slomka, F.: A General Time Model for the Specification and Design of Embedded Real-Time Systems. Microelectronics Journal\u00a034, 989\u20131000 (2003)","journal-title":"Microelectronics Journal"},{"key":"2_CR2","doi-asserted-by":"crossref","unstructured":"Mohsen, A., Hofmann, R.: Characterizing Power Consumption and Delay of Functional\/Library Components for Hardware\/Software Co-design of Embedded Systems. In: The 15th IEEE International Workshop on Rapid System Prototyping (RSP 2004), Geneva, pp. 45\u201352 (2004)","DOI":"10.1109\/IWRSP.2004.1311094"},{"key":"2_CR3","doi-asserted-by":"crossref","unstructured":"Thiele, L., Chakraborty, S., Gries, M., K\u00fcnzli, S.: Design Space Exploration of Network Processor Architectures. Network Processor Design: Issues and Practices\u00a01 (October 2002)","DOI":"10.1016\/B978-155860875-7.50022-3"},{"key":"2_CR4","doi-asserted-by":"crossref","unstructured":"Teich, J., Blickle, T., Thiele, L.: An Evolutionary Approach to System-Level Synthesis. In: The 5th International Workshop on Hardware\/Software Co-Design (Codes\/CASHE 1997) (March 1997)","DOI":"10.1109\/HSC.1997.584597"},{"key":"2_CR5","doi-asserted-by":"crossref","unstructured":"Slomka, F., D\u00f6rfel, M., M\u00fcnzenberger, R., Hofmann, R.: Hardware\/Software Codesign and Rapid Prototyping of Embedded Systems. IEEE Design & Test of Computers, 28\u201338 (2000)","DOI":"10.1109\/54.844331"},{"key":"2_CR6","doi-asserted-by":"crossref","unstructured":"Ljolo, M., Raghunathan, A., Dey, S., Lavagno, L., Sangiovanni-Vincentelli, A.: Efficient Power Estimation Techniques for HW\/SW systems. In: Proc. of the IEEE VOLTA 1999 International Workshop on Low Power Design, Italy, pp. 191\u2013199 (1999)","DOI":"10.1109\/LPD.1999.750420"},{"key":"2_CR7","doi-asserted-by":"crossref","unstructured":"Bambha, N., Bhattacharyya, S., Teich, J., Zitzler, E.: Hybrid Global\/Local Search for Dynamic Voltage Scaling in Embedded Multiprocessor. In: Proc. of the 1st International symposium on Hardware\/Software Co-design (CODES 2001), pp. 243\u2013248 (2001)","DOI":"10.1145\/371636.371744"},{"key":"2_CR8","doi-asserted-by":"crossref","unstructured":"Gruian, F.: System-Level Design Methods for Low Energy Architectures Containing Variable Voltage Processors. In: Proc. of Power-Aware Computing Systems Workshop, Cambridge, MA, US, November 12 (2000)","DOI":"10.1007\/3-540-44572-2_1"},{"key":"2_CR9","doi-asserted-by":"crossref","unstructured":"Gruian, F., Kuchcinski, K.: LEneS: Task-Scheduling for Low Energy Systems Using Variable Supply Voltage Processors. In: Proc. of Asia and South Pacific Design Automation Conference (ASP-DAC 2001), pp. 449\u2013455 (2001)","DOI":"10.1145\/370155.370511"},{"key":"2_CR10","doi-asserted-by":"publisher","first-page":"401","DOI":"10.1023\/A:1016511712014","volume":"6","author":"M. Schmitz","year":"2002","unstructured":"Schmitz, M., Al-Hashimi, B., Eles, P.: Synthesizing Energy-efficient Embedded Systems with LOPOCOS. Design Automation for Embedded Systems\u00a06, 401\u2013424 (2002)","journal-title":"Design Automation for Embedded Systems"},{"key":"2_CR11","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"643","DOI":"10.1007\/978-3-540-30205-6_66","volume-title":"Integrated Circuit and System Design","author":"A. Mohsen","year":"2004","unstructured":"Mohsen, A., Hofmann, R.: Power Modeling, Estimation, and Optimization for Automated Co-design of Real-Time Embedded Systems. In: Macii, E., Paliouras, V., Koufopavlou, O. (eds.) PATMOS 2004. LNCS, vol.\u00a03254, pp. 643\u2013651. Springer, Heidelberg (2004)"},{"key":"2_CR12","unstructured":"Mitschele-Thiele and Slomka, F.: Co-design with SDL\/MSC. IT Press (1999)"},{"key":"2_CR13","first-page":"76","volume-title":"ISELPED 1998","author":"T. Pering","year":"2000","unstructured":"Pering, T., Burd, T., Broderson, R.: The Simulation and Evaluation of Dynamic Voltage Scaling Algorithms. In: ISELPED 1998, Monterey, CA, USA, August 10-12, pp. 76\u201381. ACM, New York (2000)"},{"key":"2_CR14","doi-asserted-by":"crossref","unstructured":"Burd, T., Broderson, R.: Design Issues for Dynamic Voltage Scaling. In: Proc. of the 2000 International symposium on Low power electronics and design, Italy, pp. 9\u201314 (2000)","DOI":"10.1145\/344166.344181"},{"key":"2_CR15","doi-asserted-by":"crossref","unstructured":"Schmitz, M., Al-hashimi, B.: Considering Power Variation of DVS Processing Elements for Energy Minimization in Distributed Systems. In: Proc. of the International symposium on System Synthesis (ISSS 2001), pp. 250\u2013255 (2001)","DOI":"10.1145\/500001.500060"},{"key":"2_CR16","unstructured":"Zitzler, E., Laumanns, M., Thiele, L.: SPEA2: Improving the Strength Pareto Evolutionary Algorithm for Multiobjective Optimization. In: Evolutionary Methods for Design, Optimization, and Control, CIMNE, Barcelona, Spain, pp. 95\u2013100 (2002)"},{"issue":"3","key":"2_CR17","doi-asserted-by":"publisher","first-page":"260","DOI":"10.1109\/71.993206","volume":"13","author":"H. Topcuouglu","year":"2002","unstructured":"Topcuouglu, H., Hariri, S., Wu, M.: Performance-effective and Low-complexity Task Scheduling for Heterogeneous Computing. IEEE Transactions on Parallel and Distributed Systems\u00a013(3), 260\u2013274 (2002)","journal-title":"IEEE Transactions on Parallel and Distributed Systems"},{"key":"2_CR18","unstructured":"The Wallenberg Laboratory for Research on Information Technology and Autonomous Systems, Available at http:\/\/www.ida.liu.se\/ext\/witas"},{"key":"2_CR19","doi-asserted-by":"crossref","unstructured":"Dick, R., Rhodes, D., Wolf, W.: TGFF: Tasks Graphs for Free. In: Proc. of International Workshop on Hardware\/Software Codesign (March 1998)","DOI":"10.1145\/278241.278309"},{"key":"2_CR20","unstructured":"Landman, P.: Low-Power Architectural Design Methodologies, Ph.D. Thesis, U.C. Berkeley (August 1994)"}],"container-title":["Lecture Notes in Computer Science","Advances in Computer Systems Architecture"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11572961_2.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,5]],"date-time":"2025-01-05T00:22:57Z","timestamp":1736036577000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11572961_2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540296430","9783540321088"],"references-count":20,"URL":"https:\/\/doi.org\/10.1007\/11572961_2","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2005]]}}}