{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T15:38:38Z","timestamp":1725550718472},"publisher-location":"Berlin, Heidelberg","reference-count":14,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540296430"},{"type":"electronic","value":"9783540321088"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/11572961_21","type":"book-chapter","created":{"date-parts":[[2005,10,18]],"date-time":"2005-10-18T07:06:07Z","timestamp":1129619167000},"page":"252-268","source":"Crossref","is-referenced-by-count":0,"title":["An Integrated Partitioning and Scheduling Based Branch Decoupling"],"prefix":"10.1007","author":[{"given":"Pramod","family":"Ramarao","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Akhilesh","family":"Tyagi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"21_CR1","doi-asserted-by":"crossref","unstructured":"Burger, D., Austin, T.: The simplescalar tool set, ver 2.0. Technical Report 1342 Computer Science Department, University of Wisconsin-Madison (1997)","DOI":"10.1145\/268806.268810"},{"key":"21_CR2","doi-asserted-by":"crossref","unstructured":"Chappell, R., Tseng, F., Patt, Y., Yoaz, A.: Difficult-path branch prediction using subordinate microthreads. In: Proceedings of IEEE 29th Annual International Symposium on Computer Architecture, ISCA (2002)","DOI":"10.1109\/ISCA.2002.1003588"},{"key":"21_CR3","volume-title":"Introduction to algorithms","author":"T. Cormen","year":"1990","unstructured":"Cormen, T., Leiserson, C., Rivest, R.: Introduction to algorithms, 2nd edn. MIT Press, Cambridge (1990)","edition":"2"},{"key":"21_CR4","volume-title":"Synthesis and optimization of digital circuits","author":"G. De Micheli","year":"1994","unstructured":"De Micheli, G.: Synthesis and optimization of digital circuits. McGraw Hill, Inc, New York (1994)"},{"key":"21_CR5","doi-asserted-by":"crossref","unstructured":"Fields, B., Bodik, R., Hill, M.: Slack: Maximizing performance under technological constraints. In: Proceedings of IEEE International Symposium on Computer Architecture, ISCA (2002)","DOI":"10.1145\/545214.545222"},{"key":"21_CR6","doi-asserted-by":"crossref","unstructured":"Kernighan, B., Lin, S.: An efficient heuristic procedure for partitioning graphs. The Bell System Technical Journal (1970)","DOI":"10.1002\/j.1538-7305.1970.tb01770.x"},{"key":"21_CR7","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-322-92106-2","volume-title":"Combinatorial algorithms for integrated circuit layout","author":"T. Lengauer","year":"1990","unstructured":"Lengauer, T.: Combinatorial algorithms for integrated circuit layout. John Wiley and Sons, Chichester (1990)"},{"key":"21_CR8","unstructured":"Nadkarni, A., Tyagi, A.: A trace based evaluation of speculative branch decoupled architectures. In: Proceedings of IEEE International Conference on Computer Design, ICCD (2000)"},{"key":"21_CR9","unstructured":"Sair, S., Charney, M.: Memory behavior of the spec2000 benchmark suite. Technical Report RC-21852, IBM T.J. Watson Research Center (2000)"},{"key":"21_CR10","doi-asserted-by":"crossref","unstructured":"Smith, J., Weiss, S., Pang, N.: A simulation study of decoupled architecture computers. IEEE Transactions on Computers (1986)","DOI":"10.1109\/TC.1986.1676820"},{"key":"21_CR11","unstructured":"Stallman, R.: Gnu compiler collection internals. Free Software Foundation (2002)"},{"key":"21_CR12","unstructured":"Standard Performance and Evaluation Corporation. SPEC CPU2000 V1.2 (2000)"},{"key":"21_CR13","unstructured":"Tyagi, A.: Branch decoupled architectures. In: Proceedings of the Workshop on Interaction between Compilers and Computer Architecture, 3rd International Symposium on High-Performance Computer Architecture (1997)"},{"key":"21_CR14","doi-asserted-by":"crossref","unstructured":"Tyagi, A., Ng, H., Mohapatra, P.: Dynamic branch decoupled architecture. In: Proceedings of the IEEE International Conference on Computer Design (1999)","DOI":"10.1109\/ICCD.1999.808579"}],"container-title":["Lecture Notes in Computer Science","Advances in Computer Systems Architecture"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11572961_21.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,17]],"date-time":"2020-11-17T14:55:41Z","timestamp":1605624941000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11572961_21"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540296430","9783540321088"],"references-count":14,"URL":"https:\/\/doi.org\/10.1007\/11572961_21","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2005]]}}}