{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,5]],"date-time":"2025-01-05T00:40:41Z","timestamp":1736037641454,"version":"3.32.0"},"publisher-location":"Berlin, Heidelberg","reference-count":20,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540296430"},{"type":"electronic","value":"9783540321088"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/11572961_22","type":"book-chapter","created":{"date-parts":[[2005,10,18]],"date-time":"2005-10-18T11:06:07Z","timestamp":1129633567000},"page":"269-280","source":"Crossref","is-referenced-by-count":5,"title":["A Register Allocation Framework for Banked Register Files with Access Constraints"],"prefix":"10.1007","author":[{"given":"Feng","family":"Zhou","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Junchao","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chengyong","family":"Wu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhaoqing","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"22_CR1","doi-asserted-by":"crossref","unstructured":"Huang, J.H.: Network processor design. In: 5th International Conference on ASIC 2003, Proceedings, vol.\u00a01(21-24), pp. 26\u201333 (2003)","DOI":"10.1109\/ICASIC.2003.1277483"},{"key":"22_CR2","doi-asserted-by":"crossref","unstructured":"Tseng, J.H., Asanovi\u0107, K.: Banked multiported register files for high-frequency superscalar microprocessors. In: Proceedings of the 30th annual international symposium on Computer architecture (2003)","DOI":"10.1145\/859618.859627"},{"key":"22_CR3","doi-asserted-by":"crossref","unstructured":"Cruz, J.L., Gonz\u00e1lez, A., Valero, M., Topham, N.P.: Multiple-banked register file architectures. In: Proceedings of 27th annual international symposium on Computer Architecture, pp. 316\u2013325 (2000)","DOI":"10.1145\/339647.339708"},{"key":"22_CR4","doi-asserted-by":"crossref","unstructured":"Balasubramoniany, R., Dwarkadasy, S., Albonesi, D.H.: Reducing the complexity of the register file in dynamic superscalar processors. In: 34th International Symposium on Microarchitecture (MICRO-34), pp. 237\u2013248 (2001)","DOI":"10.1109\/MICRO.2001.991122"},{"key":"22_CR5","unstructured":"Intel: Intel IXP2400 Network Processor Hardware Reference Manual. Intel Corporation (2003)"},{"key":"22_CR6","doi-asserted-by":"crossref","unstructured":"Chow, F.C., Hennessy, J.L.: The priority-based coloring approach to register allocation. ACM Transactions on Programming Languages and Systems (TOPLAS)\u00a012 (1990)","DOI":"10.1145\/88616.88621"},{"key":"22_CR7","unstructured":"Intel: Intel IXP2400\/IXP2800 Network Processor Programmers Reference Manual. Intel Corporation (2003)"},{"key":"22_CR8","doi-asserted-by":"publisher","first-page":"224","DOI":"10.1145\/1065010.1065038","volume-title":"PLDI 2005: Proceedings of the 2005 ACM SIGPLAN conference on Programming language design and implementation","author":"M.K. Chen","year":"2005","unstructured":"Chen, M.K., Li, X.F., Lian, R., Lin, J.H., Liu, L., Liu, T., Ju, R.: Shangri-la: achieving high performance from compiled network applications while enabling ease of programming. In: PLDI 2005: Proceedings of the 2005 ACM SIGPLAN conference on Programming language design and implementation, pp. 224\u2013236. ACM Press, New York (2005)"},{"key":"22_CR9","doi-asserted-by":"crossref","unstructured":"Zhuang, X., Pande, S.: Resolving register bank con icts for a network processor. In: Proceedings of the 12th International Conference on Parallel Architectures and Compilation Techniques(PACT 2003) (2003)","DOI":"10.1109\/PACT.2003.1238022"},{"key":"22_CR10","doi-asserted-by":"publisher","first-page":"208","DOI":"10.1145\/237721.237777","volume-title":"POPL 1996: Proceedings of the 23rd ACM SIGPLAN-SIGACT symposium on Principles of programming languages","author":"L. George","year":"1996","unstructured":"George, L., Appel, A.W.: Iterated register coalescing. In: POPL 1996: Proceedings of the 23rd ACM SIGPLAN-SIGACT symposium on Principles of programming languages, pp. 208\u2013218. ACM Press, New York (1996)"},{"key":"22_CR11","doi-asserted-by":"crossref","unstructured":"Farkas, K.I.: Memory-System Design Considerations For Dynamically-Scheduled Microprocessors. PhD thesis, University of Toronto (1997)","DOI":"10.1145\/264107.264156"},{"key":"22_CR12","unstructured":"Sedgewick, R.: Algorithms in C++ Parts 5: Graph Algorithms. Addison Wesley\/Pearson (2001)"},{"key":"22_CR13","doi-asserted-by":"crossref","unstructured":"Stoer, M., Wagner, F.: A simple min-cut algorithm. Journal of the ACM, JACM (1997)","DOI":"10.1145\/263867.263872"},{"key":"22_CR14","doi-asserted-by":"crossref","unstructured":"Hiser, J., Carr, S.: Global register partitioning. In: International Conference on Parallel Architectures and Compilation Techniques (2000)","DOI":"10.1109\/PACT.2000.888256"},{"key":"22_CR15","unstructured":"Jang, S., Carr, S., Sweany, P., Kuras, D.: A code generation framework for vliw architectures with partitioned register banks. In: Third International Conference on Massively Parallel Computing Systems (1998)"},{"key":"22_CR16","doi-asserted-by":"crossref","unstructured":"Cho, J., Paek, Y., Whalley, D.: Efficient register and memory assignment of non-orthogonal architectures via graph coloring and mst algorithms. In: LCTES- SCOPES (2002)","DOI":"10.1145\/513829.513853"},{"key":"22_CR17","unstructured":"Keyngnaert, P., Demoen, B., de Sutter, B., de Bus, B., et al.: Con ict graph based allocation of static objects to memory banks. In: Semantics, Program Analysis, and Computing Environments for Memory Management (2001)"},{"key":"22_CR18","unstructured":"Johnson, E.J., Kunze, A.R.: IXP 2400\/2800 Programming: The Complete Micro- engine Coding Guide. Intel Press (2003)"},{"key":"22_CR19","doi-asserted-by":"crossref","unstructured":"George, L., Blume, M.: Taming the IXP network processor. In: PLDI (2003)","DOI":"10.1145\/781131.781135"},{"key":"22_CR20","doi-asserted-by":"crossref","unstructured":"Park, J., Lee, J.H., Moon, S.M.: Register allocation for banked register file. In: Language, Compiler and Tool Support for Embedded Systems, LCTES, pp. 39-47 (2001)","DOI":"10.1145\/384196.384205"}],"container-title":["Lecture Notes in Computer Science","Advances in Computer Systems Architecture"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11572961_22.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,5]],"date-time":"2025-01-05T00:23:07Z","timestamp":1736036587000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11572961_22"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540296430","9783540321088"],"references-count":20,"URL":"https:\/\/doi.org\/10.1007\/11572961_22","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2005]]}}}