{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T15:38:58Z","timestamp":1725550738399},"publisher-location":"Berlin, Heidelberg","reference-count":27,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540296430"},{"type":"electronic","value":"9783540321088"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/11572961_3","type":"book-chapter","created":{"date-parts":[[2005,10,18]],"date-time":"2005-10-18T07:06:07Z","timestamp":1129619167000},"page":"15-27","source":"Crossref","is-referenced-by-count":1,"title":["Energy-Effective Instruction Fetch Unit for Wide Issue Processors"],"prefix":"10.1007","author":[{"given":"Juan L.","family":"Arag\u00f3n","sequence":"first","affiliation":[]},{"given":"Alexander V.","family":"Veidenbaum","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"3_CR1","unstructured":"IBM RISC System\/6000 Processor Architecture Manual"},{"key":"3_CR2","doi-asserted-by":"crossref","unstructured":"Arag\u00f3n, J.L., Gonz\u00e1lez, J., Gonz\u00e1lez, A.: Power-Aware Control Speculation through Selective Throttling. In: Proc. Int. Symp. on High Performance Computer Architecture (HPCA 2003) (February 2003)","DOI":"10.1109\/HPCA.2003.1183528"},{"key":"3_CR3","doi-asserted-by":"crossref","unstructured":"Arag\u00f3n, J.L., Nicolaescu, D., Veidenbaum, A., Badulescu, A.M.: Energy\u2013Efficient Design for Highly Associative Instruction Caches in Next\u2013Generation Embedded Processors. In: Proc. of the Int. Conference on Design, Automation and Test in Europe (DATE 2004) (February 2004)","DOI":"10.1109\/DATE.2004.1269095"},{"key":"3_CR4","doi-asserted-by":"crossref","unstructured":"Bahar, I., Albera, G., Manne, S.: Power and Performance Trade-Offs Using Various Caching Strategies. In: Proc. of the Int. Symp. on Low-Power Electronics and Design (1998)","DOI":"10.1145\/280756.295115"},{"key":"3_CR5","doi-asserted-by":"crossref","unstructured":"Brooks, D., Tiwari, V., Martonosi, M.: Wattch: A Frame-Work for Architectural-Level Power Analysis and Optimizations. In: Proc. of the Int. Symp. on Computer Architecture (2000)","DOI":"10.1145\/339647.339657"},{"key":"3_CR6","doi-asserted-by":"crossref","unstructured":"Clark, L.T., et al.: An embedded 32b microprocessor core for low-power and high-performance applications. IEEE Journal of Solid State Circuits\u00a036(11) (November 2001)","DOI":"10.1109\/4.962279"},{"key":"3_CR7","doi-asserted-by":"crossref","unstructured":"Clark, L.T., Choi, B., Wilkerson, M.: Reducing Translation Lookaside Buffer Active Power. In: Proc. of the Int. Symp. on Low Power Electronics and Design (2003)","DOI":"10.1145\/871506.871512"},{"key":"3_CR8","doi-asserted-by":"crossref","unstructured":"Ghose, K., Kamble, M.B.: Reducing Power in Superscalar Processor Caches using Subbanking, Multiple Line Buffers and Bit-line Segmentation. In: Proc. Int. Symp. on Low Power Electronics and Design, pp. 70\u201375 (1999)","DOI":"10.1145\/313817.313860"},{"key":"3_CR9","doi-asserted-by":"crossref","unstructured":"Gowan, M.K., Biro, L.L., Jackson, D.B.: Power Considerations in the Design of the Alpha 21264 Microprocessor. In: Proc. of the Design Automation Conference (June 1998)","DOI":"10.1145\/277044.277226"},{"issue":"6","key":"3_CR10","doi-asserted-by":"publisher","first-page":"11","DOI":"10.1109\/40.476254","volume":"15","author":"A. Hasegawa","year":"1995","unstructured":"Hasegawa, A., et al.: SH3: High Code Density, Low Power. IEEE Micro\u00a015(6), 11\u201319 (1995)","journal-title":"IEEE Micro"},{"key":"3_CR11","doi-asserted-by":"crossref","unstructured":"Inoue, K., Ishihara, T., Murakami, K.: Way-Predicting Set-Associative Cache for High Performance and Low Energy Consumption. In: Proc. Int. Symp. on Low Power Electronics and Design, August 1999, pp. 273\u2013275 (1999)","DOI":"10.1145\/313817.313948"},{"key":"3_CR12","doi-asserted-by":"crossref","unstructured":"Kamble, M.B., Ghose, K.: Analytical Energy Dissipation Models for Low Power Caches. In: Proc. Int. Symp. on Low-Power Electronics and Design (August 1997)","DOI":"10.1145\/263272.263310"},{"key":"3_CR13","doi-asserted-by":"crossref","unstructured":"Kin, J., Gupta, M., Mangione-Smith, W.H.: The Filter Cache: An Energy Efficient Memory Structure. In: Proc. Int. Symp. on Microarchitecture (December 1997)","DOI":"10.1109\/MICRO.1997.645809"},{"key":"3_CR14","unstructured":"Krewell, K.: IBM\u2019s Power4 Unveiling Continues. Microprocessor Report (November 2000)"},{"key":"3_CR15","unstructured":"Ma, A., Zhang, M., Asanovic, K.: Way Memoization to Reduce Fetch Energy in Instruction Caches. In: ISCA Workshop on Complexity-Effective Design (July 2001)"},{"key":"3_CR16","doi-asserted-by":"crossref","unstructured":"Memik, G., Reinman, G., Mangione-Smith, W.H.: Reducing Energy and Delay using Efficient Victim Caches. In: Proc. Int. Symp. on Low Power Electronics and Design (2003)","DOI":"10.1145\/871506.871571"},{"issue":"11","key":"3_CR17","doi-asserted-by":"publisher","first-page":"1703","DOI":"10.1109\/JSSC.1996.542315","volume":"31","author":"J. Montanaro","year":"1996","unstructured":"Montanaro, J., et al.: A 160Mhz, 32b, 0.5W CMOS RISC Microprocessor. IEEE Journal of Solid State Circuits\u00a031(11), 1703\u20131712 (1996)","journal-title":"IEEE Journal of Solid State Circuits"},{"key":"3_CR18","doi-asserted-by":"crossref","unstructured":"Nicolaescu, D., Veidenbaum, A.V., Nicolau, A.: Reducing Power Consumption for High-Associativity Data Caches in Embedded Processors. In: Proc. Int. Conf. on Design, Automation and Test in Europe (DATE 2003), March 2003, pp. 11064\u201311069 (2003)","DOI":"10.1109\/DATE.2003.1253745"},{"key":"3_CR19","doi-asserted-by":"crossref","unstructured":"Nicolaescu, D., Veidenbaum, A.V., Nicolau, A.: Reducing Data Cache Energy Consumption via Cached Load\/Store Queue. In: Proc. Int. Symp. on Low Power Electronics and Design (ISLPED 2003), August 2003, pp. 252\u2013257 (2003)","DOI":"10.1145\/871506.871569"},{"key":"3_CR20","doi-asserted-by":"crossref","unstructured":"Powell, M.D., Agarwal, A., Vijaykumar, T., Falsafi, B., Roy, K.: Reducing Set-Associative Cache Energy via Way-Prediction and Selective Direct-Mapping. In: Proc. Int. Symp. on Microarchitecture (December 2001)","DOI":"10.1109\/MICRO.2001.991105"},{"key":"3_CR21","doi-asserted-by":"crossref","unstructured":"Rotenberg, E., Bennett, S., Smith, J.E.: Trace Cache: A Low Latency Approach to High Bandwidth Instruction Fetching. In: Proc. of the 29th Int. Symp. on Microarchitecture (November 1996)","DOI":"10.1109\/MICRO.1996.566447"},{"key":"3_CR22","unstructured":"Shivakumar, P., Jouppi, N.P.: Cacti 3.0: An Integrated Cache Timing, Power and Area Model. Tech. Report 2001\/2, Digital Western Research Lab (2001)"},{"key":"3_CR23","doi-asserted-by":"crossref","unstructured":"Su, C., Despain, A.: Cache Design Tradeoffs for Power and Performance Optimization: A Case Study. In: Proc Int. Symp. on Low Power Design (1995)","DOI":"10.1145\/224081.224093"},{"key":"3_CR24","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"120","DOI":"10.1007\/3-540-47847-7_12","volume-title":"High Performance Computing","author":"W. Tang","year":"2002","unstructured":"Tang, W., Veidenbaum, A.V., Nicolau, A., Gupta, R.: Integrated I-cache Way Predictor and Branch Target Buffer to Reduce Energy Consumption. In: Zima, H.P., Joe, K., Sato, M., Seo, Y., Shimasaki, M. (eds.) ISHPC 2002. LNCS, vol.\u00a02327, pp. 120\u2013132. Springer, Heidelberg (2002)"},{"key":"3_CR25","doi-asserted-by":"crossref","unstructured":"Yeh, T.Y., Patt, Y.N.: A Comparison of Dynamic Branch Predictors that Use Two Levels of Branch History. In: Proc. of the Int. Symp. on Computer Architecture, pp. 257\u2013266 (1993)","DOI":"10.1145\/165123.165161"},{"key":"3_CR26","doi-asserted-by":"publisher","first-page":"479","DOI":"10.1109\/JSSC.1983.1051981","volume":"18","author":"M. Yoshimito","year":"1983","unstructured":"Yoshimito, M., Anami, K., Shinohara, H., Yoshihara, T., Takagi, H., et al.: A Divided Word-Line Structure in the Static RAM and its Application to a 64k Full CMOS RAM. IEEE J. Solid-State Circuits\u00a0SC-18, 479\u2013485 (1983)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"3_CR27","unstructured":"Zhang, M., Asanovic, K.: Highly-Associative Caches for Low-power processors. In: Proc. Kool Chips Workshop, 33rd Int. Symp. on Microarchitecture (2000)"}],"container-title":["Lecture Notes in Computer Science","Advances in Computer Systems Architecture"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11572961_3.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,17]],"date-time":"2020-11-17T14:55:45Z","timestamp":1605624945000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11572961_3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540296430","9783540321088"],"references-count":27,"URL":"https:\/\/doi.org\/10.1007\/11572961_3","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2005]]}}}