{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T15:38:15Z","timestamp":1725550695890},"publisher-location":"Berlin, Heidelberg","reference-count":13,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540296430"},{"type":"electronic","value":"9783540321088"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/11572961_31","type":"book-chapter","created":{"date-parts":[[2005,10,18]],"date-time":"2005-10-18T11:06:07Z","timestamp":1129633567000},"page":"391-404","source":"Crossref","is-referenced-by-count":0,"title":["Software-Oriented System-Level Simulation for Design Space Exploration of Reconfigurable Architectures"],"prefix":"10.1007","author":[{"given":"K. S.","family":"Tham","sequence":"first","affiliation":[]},{"given":"D. L.","family":"Maskell","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"31_CR1","doi-asserted-by":"crossref","unstructured":"Dissel, O., ElGindy, H., Middendorf, M., Schmeck, H., Schmidt, B.: Dynamic scheduling of tasks on partially reconfigurable FPGAs. In: IEE Proceedings on Computers and Digital Techniques, vol.\u00a047, pp. 181\u2013188 (2000)","DOI":"10.1049\/ip-cdt:20000485"},{"key":"31_CR2","unstructured":"http:\/\/www.systemc.org"},{"key":"31_CR3","unstructured":"http:\/\/www.celoxica.com"},{"key":"31_CR4","unstructured":"Grotker, T.: Modeling Software with SystemC 3.0. In: 6th European SystemC Users Group Meeting (2002)"},{"key":"31_CR5","unstructured":"Singh, H., Lee, M.H., Lu, G., Kurdahi, F.J., Bagherzadeh, N., Lang, T.: MorphoSys: An Integrated Re-configurable Architecture. In: Proceedings of the Nato Symposium on System Concepts and Integration, Monterey, CA (April 1998)"},{"key":"31_CR6","doi-asserted-by":"crossref","unstructured":"Taylor, M., et al.: The Raw Microprocessor: A Computational Fabric for Software Circuits and General Purpose Programs. IEEE Micro (March\/April 2002)","DOI":"10.1109\/MM.2002.997877"},{"key":"31_CR7","doi-asserted-by":"crossref","unstructured":"Kapasi, U.J., Dally, W.J., Rixner, S., Owens, J.D., Khailany, B.: The Imagine Stream Processor. In: Proceedings IEEE Conference on Computer Design, Freiburg, Germany, September 16-18, pp. 282\u2013288 (2002)","DOI":"10.1109\/ICCD.2002.1106783"},{"key":"31_CR8","doi-asserted-by":"crossref","unstructured":"Dyer, M., Plessl, C., Platzner, M.: Partially Reconfigurable Cores for Xilinx Virtex. In: Proceedings of the Reconfigurable Computing Is Going Mainstream, 12th International Conference on Field-Programmable Logic and Application (2002)","DOI":"10.1007\/3-540-46117-5_31"},{"key":"31_CR9","doi-asserted-by":"crossref","unstructured":"Li, Y., Callahan, T., Darnell, E., Harr, R., Kurkure, U., Stockwood, J.: Hardware-Software Co-Design of Embedded Reconfigurable Architectures. In: IEEE DAC 2000, Los Angeles, California (2000)","DOI":"10.1145\/337292.337559"},{"key":"31_CR10","unstructured":"Singh, S., James-Roxby, P.: Lava and JBits: From HDL to Bitstream in Seconds. In: Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, FCCM (2001)"},{"key":"31_CR11","unstructured":"Horta, E.L., Lockwood, J.W.: PARBIT: A tool to transform bitfiles to implement partial reconfiguration of field programmable gate arrays (FPGAs). Tech. Rep. WUCS-01-13, Washington University in Saint Louis, Department of Computer Science, July 6 (2001)"},{"key":"31_CR12","doi-asserted-by":"crossref","unstructured":"Lim, H., Vincenzo, P., Swartzlander, E.: A Serial-Parallel Architecture for Two-Dimensional Discrete Cosine and Inverse Discrete Cosine Transforms. IEEE Transactions on Computers\u00a049(12) (December 2000)","DOI":"10.1109\/12.895848"},{"key":"31_CR13","series-title":"Lecture Notes in Computer Science","volume-title":"High-Performance Computing and Networking","author":"H.-W. Lang","year":"1994","unstructured":"Lang, H.-W., Maab, R., Schimmler, M.: The Instruction Systolic Array - Implementation of a Low-Cost Parallel Architecture as Add-On Board for Personal Computers. In: Gentzsch, W., Harms, U. (eds.) HPCN-Europe 1994. LNCS, vol.\u00a0797. Springer, Heidelberg (1994)"}],"container-title":["Lecture Notes in Computer Science","Advances in Computer Systems Architecture"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11572961_31.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,17]],"date-time":"2020-11-17T19:55:46Z","timestamp":1605642946000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11572961_31"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540296430","9783540321088"],"references-count":13,"URL":"https:\/\/doi.org\/10.1007\/11572961_31","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2005]]}}}