{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T15:38:28Z","timestamp":1725550708029},"publisher-location":"Berlin, Heidelberg","reference-count":7,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540296430"},{"type":"electronic","value":"9783540321088"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/11572961_35","type":"book-chapter","created":{"date-parts":[[2005,10,18]],"date-time":"2005-10-18T11:06:07Z","timestamp":1129633567000},"page":"440-449","source":"Crossref","is-referenced-by-count":2,"title":["FPGAs for Improved Energy Efficiency in Processor Based Systems"],"prefix":"10.1007","author":[{"given":"P. C.","family":"Kwan","sequence":"first","affiliation":[]},{"given":"C. T.","family":"Clarke","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"issue":"2","key":"35_CR1","doi-asserted-by":"publisher","first-page":"137","DOI":"10.1109\/82.823543","volume":"47","author":"T.-S. Chang","year":"2000","unstructured":"Chang, T.-S., Chu, Y.-H., Jen, C.-W.: Low-power FIR filter realization with differential coefficients and inputs. IEEE Transactions on Circuits and Systems II\u00a047(2), 137\u2013145 (2000)","journal-title":"IEEE Transactions on Circuits and Systems II"},{"key":"35_CR2","unstructured":"The International Technology Roadmap for Semiconductors, \n                    \n                      http:\/\/public.itrs.net\/"},{"key":"35_CR3","unstructured":"Wim Roelandts \u201c15 Years of Innovation\u201d, Xilinx Xcell Issue 32 Quarterly Journal online, \n                    \n                      http:\/\/www.xilinx.com\/xcell\/xl32\/xl32_4.pdf"},{"key":"35_CR4","unstructured":"Release of World\u2019s First 32-bit RISC Microcontroller Having Flash Memory, NEC News Release online, \n                    \n                      http:\/\/www.necel.com\/english\/news\/9603\/1202.html"},{"key":"35_CR5","doi-asserted-by":"crossref","unstructured":"Flautner, K., Kim, N.S., Martin, S., Blaauw, D., Mudge, T.: Drowsy caches: simple techniques for reducing leakage power. In: 29th Annual International Symposium on Computer Architecture, Proceedings, May 25-29, pp. 148\u2013150 (2002)","DOI":"10.1109\/ISCA.2002.1003572"},{"key":"35_CR6","unstructured":"Kim, N.S., Flautner, K., Blaauw, D., Mudge, T.: Drowsy instruction caches. Leakage power reduction using dynamic voltage scaling and cache sub-bank prediction. In: International Symposium on Microarchitecture (MICRO-35), Proceedings, November 18-22, pp. 219\u2013230 (2002)"},{"key":"35_CR7","doi-asserted-by":"crossref","unstructured":"Nii, K., Makino, H., Tujihashi, Y., Morishima, C., Hayakawa, Y., Nunogami, H., Arakawa, T., Hamano, H.: A low power SRAM using auto-backgate-controlled MT-CMOS. In: International Symposium on Low Power Electronics and Design, 1998. Proceedings, August 10-12, pp. 293\u2013298 (1998)","DOI":"10.1145\/280756.280939"}],"container-title":["Lecture Notes in Computer Science","Advances in Computer Systems Architecture"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11572961_35.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T06:40:40Z","timestamp":1619505640000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11572961_35"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540296430","9783540321088"],"references-count":7,"URL":"https:\/\/doi.org\/10.1007\/11572961_35","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2005]]}}}