{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:48:32Z","timestamp":1759146512699},"publisher-location":"Berlin, Heidelberg","reference-count":22,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540296430"},{"type":"electronic","value":"9783540321088"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/11572961_36","type":"book-chapter","created":{"date-parts":[[2005,10,18]],"date-time":"2005-10-18T11:06:07Z","timestamp":1129633567000},"page":"450-463","source":"Crossref","is-referenced-by-count":2,"title":["Morphable Structures for Reconfigurable Instruction Set Processors"],"prefix":"10.1007","author":[{"given":"Siew-Kei","family":"Lam","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Deng","family":"Yun","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Thambipillai","family":"Srikanthan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"issue":"1","key":"36_CR1","doi-asserted-by":"publisher","first-page":"120","DOI":"10.1109\/MC.2003.1160063","volume":"36","author":"N. Dutt","year":"2003","unstructured":"Dutt, N., Choi, K.: Configurable Processors for Embedded Computing. Computer\u00a036(1), 120\u2013123 (2003)","journal-title":"Computer"},{"issue":"9","key":"36_CR2","doi-asserted-by":"crossref","first-page":"119","DOI":"10.1109\/MC.2003.1231200","volume":"36","author":"J. Henkel","year":"2003","unstructured":"Henkel, J.: Closing the SoC Design Gap. IEEE Computer\u00a036(9), 119\u2013121 (2003)","journal-title":"IEEE Computer"},{"key":"36_CR3","unstructured":"Xtensa Microprocessor, \n                    \n                      http:\/\/www.tensilica.com"},{"key":"36_CR4","unstructured":"ARCtangent Processor, \n                    \n                      http:\/\/www.arc.com"},{"issue":"9","key":"36_CR5","doi-asserted-by":"publisher","first-page":"847","DOI":"10.1109\/TSE.2002.1033225","volume":"28","author":"F. Barat","year":"2002","unstructured":"Barat, F., Lauwereins, R., Deconinck, G.: Reconfigurable Instruction Set Processors from a Hardware\/Software Perspective. IEEE Transactions on Software Engineering\u00a028(9), 847\u2013862 (2002)","journal-title":"IEEE Transactions on Software Engineering"},{"key":"36_CR6","doi-asserted-by":"crossref","unstructured":"Atasu, K., Pozzi, L., Ienne, P.: Automatic Application-Specific Instruction-Set Extensions Under Microarchitectural Constraints. In: Proceedings of the 40th IEEE\/ACM Design Automation Conference, pp. 256\u2013261 (2003)","DOI":"10.1145\/775832.775897"},{"key":"36_CR7","doi-asserted-by":"crossref","unstructured":"Ohlrich, M., Ebeling, C., Ginting, E., Sather, L.: SubGemini: Identifying Subcircuits Using a Fast Subgraph Isomorphism Algorithm. In: Proceedings of the 30th ACM\/IEEE Design Automation Conference, pp. 31\u201337 (1993)","DOI":"10.1145\/157485.164556"},{"key":"36_CR8","doi-asserted-by":"crossref","unstructured":"Guthaus, M.R., Ringenberg, J.S., Ernst, D., Austin, T.M., Mudge, T., Brown, R.B.: MiBench: A Free, Commercially Representative Embedded Benchmark Suite. In: IEEE International Workshop on Workload Characterization, pp. 3\u201314 (2001)","DOI":"10.1109\/WWC.2001.990739"},{"key":"36_CR9","doi-asserted-by":"crossref","unstructured":"Wirthlin, M.J., Hutchings, B.L.: A Dynamic Instruction Set Computer. In: Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, pp. 99\u2013107 (1995)","DOI":"10.1109\/FPGA.1995.477415"},{"key":"36_CR10","doi-asserted-by":"crossref","unstructured":"Kastrup, B., Bink, A., Hoogerbrugge, J.: ConCISe: A Compiler-Driven CPLD-based Instruction Set Accelerator. In: Proceedings.of the 7th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, pp. 92\u2013101 (1999)","DOI":"10.1109\/FPGA.1999.803671"},{"issue":"9","key":"36_CR11","doi-asserted-by":"publisher","first-page":"48","DOI":"10.1049\/ir:20040904","volume":"50","author":"N. Flaherty","year":"2004","unstructured":"Flaherty, N.: On the Chip or On the Fly. IEE Review\u00a050(9), 48\u201351 (2004)","journal-title":"IEE Review"},{"key":"36_CR12","unstructured":"Xilinx Platform FPGAs, \n                    \n                      http:\/\/www.xilinx.com"},{"key":"36_CR13","unstructured":"Altera Nios Soft Core Embedded Processor, \n                    \n                      http:\/\/www.altera.com"},{"issue":"4","key":"36_CR14","doi-asserted-by":"publisher","first-page":"605","DOI":"10.1145\/605440.605446","volume":"7","author":"R. Kastner","year":"2002","unstructured":"Kastner, R., Kaplan, A., Memik, S.O., Bozorgzadeh, E.: Instruction Generation for Hybrid Reconfigurable Systems. ACM Transactions on Design Automation of Embedded Systems\u00a07(4), 605\u2013627 (2002)","journal-title":"ACM Transactions on Design Automation of Embedded Systems"},{"key":"36_CR15","doi-asserted-by":"crossref","unstructured":"Clark, N., Zhong, H., Mahlke, S.: Processor Acceleration Through Automated Instruction Set Customization. In: Proceedings of the 36th IEEE\/ACM International Symposium on Microarchitecture (2003)","DOI":"10.1109\/MICRO.2003.1253189"},{"key":"36_CR16","doi-asserted-by":"crossref","unstructured":"Biswas, P., Choudhary, V., Atasu, K., Pozzi, L., Ienne, P., Dutt, N.: Introduction of Local Memory Elements in Instruction Set Extensions. In: Proceedings of the 41st Annual IEEE\/ACM Design Automation Conference, pp. 729\u2013734 (2004)","DOI":"10.1145\/996566.996765"},{"key":"36_CR17","doi-asserted-by":"crossref","unstructured":"Cong, J., Fan, Y., Han, G., Zhang, Z.: Application-Specific Instruction Generation for Configurable Processor Architectures. In: Proceedings of the 12th International Symposium on Field Programmable Gate Arrays, pp. 183\u2013189 (2004)","DOI":"10.1145\/968280.968307"},{"key":"36_CR18","doi-asserted-by":"crossref","unstructured":"Sassone, P.G., Wills, D.S.: On the Extraction and Analysis of Prevalent Dataflow Patterns. In: Proceedings of the Workshop on Workload Characterization (2004)","DOI":"10.1109\/WWC.2004.1437389"},{"key":"36_CR19","unstructured":"Spadini, F., Fertig, M., Patel, S.: Charaterization of Repeating Dynamic Code Fragments, Technical Report CRHC-02-09, University of Illinois, Urbana-Champaign (2002)"},{"key":"36_CR20","unstructured":"Trimaran: An Infrastructure for Research in Instruction-Level Parallelism, \n                    \n                      http:\/\/www.trimaran.org"},{"key":"36_CR21","doi-asserted-by":"crossref","unstructured":"Yu, P., Mitra, T.: Characterizing Embedded Applications for Instruction-Set Extensible Processors. In: Proceedings of the 41st IEEE\/ACM on Design Automation Conference, pp. 723\u2013728 (2004)","DOI":"10.1145\/996566.996764"},{"key":"36_CR22","doi-asserted-by":"crossref","unstructured":"Cordella, L.P., Foggia, P., Sansone, C., Vento, M.: Performance Evaluation of the VF Graph Matching Algorithm. In: International Conference on Image Analysis and Processing, pp. 1172\u20131177 (1999)","DOI":"10.1109\/ICIAP.1999.797762"}],"container-title":["Lecture Notes in Computer Science","Advances in Computer Systems Architecture"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11572961_36.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T06:40:40Z","timestamp":1619505640000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11572961_36"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540296430","9783540321088"],"references-count":22,"URL":"https:\/\/doi.org\/10.1007\/11572961_36","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2005]]}}}