{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T15:38:54Z","timestamp":1725550734464},"publisher-location":"Berlin, Heidelberg","reference-count":19,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540296430"},{"type":"electronic","value":"9783540321088"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/11572961_48","type":"book-chapter","created":{"date-parts":[[2005,10,18]],"date-time":"2005-10-18T11:06:07Z","timestamp":1129633567000},"page":"589-599","source":"Crossref","is-referenced-by-count":0,"title":["Exploring Design Space Using Transaction Level Models"],"prefix":"10.1007","author":[{"given":"Youhui","family":"Zhang","sequence":"first","affiliation":[]},{"given":"Liu","family":"Dong","sequence":"additional","affiliation":[]},{"given":"Gu","family":"Yu","sequence":"additional","affiliation":[]},{"given":"Dongsheng","family":"Wang","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"48_CR1","doi-asserted-by":"crossref","unstructured":"Liao, S.Y.: Towards a new standard for system-level design. In: Proceedings of the eighth international workshop on Hardware\/software Co-design, San Diego, California, United States, pp. 2\u20136 (2000)","DOI":"10.1145\/334012.334013"},{"key":"48_CR2","doi-asserted-by":"crossref","unstructured":"Lahiri, K., Raghunathan, A., Dey, S.: Fast Performance Analysis of Bus-Based System-On-Chip Communication Architectures. In: Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design (ICCAD) (November 1999)","DOI":"10.1109\/ICCAD.1999.810712"},{"key":"48_CR3","unstructured":"Doucet, F., Gupta, R.K.: Microelectronic System-on-Chip Modeling using Objects and their Relationships. In: Cai, L., Gajski, D. (eds.) IEEE D&T of Computer 2000, Transaction Level Modeling: An Overview. CODES+ISSS 2003, Newport Beach, California, USA, October 1-3 (2003)"},{"key":"48_CR4","doi-asserted-by":"crossref","unstructured":"Cai, L., Gajski, D.: Transaction level modeling: an overview. In: Proceedings of the 1st IEEE\/ACM\/IFIP international conference on Hardware\/software codesign and system synthesis, Newport Beach, CA, USA, pp. 19\u201324 (2003)","DOI":"10.1145\/944645.944651"},{"key":"48_CR5","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-4515-6","volume-title":"SpecC: Specification Language and Methodology","author":"D. Gajski","year":"2000","unstructured":"Gajski, D., et al.: SpecC: Specification Language and Methodology. Kluwer, Dordrecht (Janaury 2000)"},{"key":"48_CR6","volume-title":"System Design with SystemC","author":"T. Grotker","year":"2002","unstructured":"Grotker, T., et al.: System Design with SystemC. Kluwer, Dordrecht (2002)"},{"key":"48_CR7","unstructured":"Abdi, S., et al.: System-On-Chip Environment (SCE): Tutorial. Technical Report CECS-TR-02-28, UCI (September 2002)"},{"key":"48_CR8","unstructured":"Pasricha, S.: Transaction Level Modelling of SoC with SystemC 2.0. In: Synopsys User Group Conference (2002)"},{"key":"48_CR9","doi-asserted-by":"crossref","unstructured":"Paulin, P., et al.: StepNP: A System-Level Exploration Platform for Network Processors. IEEE Trans. On Design and Test (November-December 2002)","DOI":"10.1109\/MDT.2002.1047740"},{"key":"48_CR10","doi-asserted-by":"crossref","unstructured":"Gerin, P., et al.: Scalable and Flexible Cosimulation of SoC Designs with Heterogeneous Multi-Processor Target Architectures. In: ASPDAC (2001)","DOI":"10.1145\/370155.370276"},{"key":"48_CR11","doi-asserted-by":"crossref","unstructured":"Semeria, L., Ghosh, A.: Methodology for Hardware\/Software Co-verification in C\/C++. In: Asia and South Pacific Design Automation Conference 2000 (ASP-DAC 2000), Yokohama, Japan (2000)","DOI":"10.1145\/368434.368712"},{"key":"48_CR12","unstructured":"CoWare N2C, http:\/\/www.coware.com"},{"key":"48_CR13","doi-asserted-by":"crossref","unstructured":"Passerone, C., Lavagno, L., Chiodo, M., Sangiovanni-Vintentelli, A.: Fast hardware\/software co-simulation for virtual prototyping and trade-off analysis. In: Proceedings of the Design Automation Conference, DAC 1997, pp. 389\u2013394 (1997)","DOI":"10.1145\/266021.266177"},{"key":"48_CR14","unstructured":"Caldari, M., Conti, M., et al.: Transaction-Level Models for AMBA Bus Architecture Using SystemC 2.0. In: Proceedings of Design, Automation and Test in Europe Conference and Exhibition (DATE 2003 Designers\u2019 Forum), Munich, Germany (2003)"},{"key":"48_CR15","unstructured":"WISHBONE System-on-Chip (SoC) Interconnection Architecture for Portable IP Cores (2002), http:\/\/www.opencores.org"},{"key":"48_CR16","unstructured":"Burger, D., Austin, T.M.: The SimpleScalar Tool Set, Version 2.0., http:\/\/www.simplescalar.com"},{"key":"48_CR17","doi-asserted-by":"crossref","unstructured":"Reshadi, M., Mishra, P., Dutt, N.: Instruction Set Compiled Simulation: A Technique for Fast and Flexible Instruction Set Simulation. In: Proceedings of the 40th conference on Design automation, Anaheim, CA, USA, pp. 758\u2013763 (2003)","DOI":"10.1145\/775832.776026"},{"key":"48_CR18","doi-asserted-by":"crossref","unstructured":"Nohl, A., Braun, G., et al.: A universal technique for fast and flexible instruction-set architecture simulation. In: Proceedings of the 39th conference on Design automation, pp. 22\u201327 (2002)","DOI":"10.1145\/513918.513927"},{"key":"48_CR19","unstructured":"System-C, http:\/\/www.systemc.org\/"}],"container-title":["Lecture Notes in Computer Science","Advances in Computer Systems Architecture"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11572961_48.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,17]],"date-time":"2020-11-17T19:55:49Z","timestamp":1605642949000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11572961_48"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540296430","9783540321088"],"references-count":19,"URL":"https:\/\/doi.org\/10.1007\/11572961_48","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2005]]}}}