{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T15:38:39Z","timestamp":1725550719897},"publisher-location":"Berlin, Heidelberg","reference-count":17,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540296430"},{"type":"electronic","value":"9783540321088"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/11572961_5","type":"book-chapter","created":{"date-parts":[[2005,10,18]],"date-time":"2005-10-18T07:06:07Z","timestamp":1129619167000},"page":"41-51","source":"Crossref","is-referenced-by-count":0,"title":["An Innovative Instruction Cache for Embedded Processors"],"prefix":"10.1007","author":[{"given":"Cheol Hong","family":"Kim","sequence":"first","affiliation":[]},{"given":"Sung Woo","family":"Chung","sequence":"additional","affiliation":[]},{"given":"Chu Shik","family":"Jhon","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"5_CR1","unstructured":"Segars, S.: Low power design techniques for microprocessors. In: Proceedings of International Solid-State Circuits Conference (2001)"},{"key":"5_CR2","doi-asserted-by":"crossref","unstructured":"Kin, J., Gupta, M., Mangione-Smith, W.: The filter cache: An energy efficient memory structure. In: Proceedings of International Symposium on Microarchitecture, pp. 184\u2013193 (1997)","DOI":"10.1109\/MICRO.1997.645809"},{"key":"5_CR3","doi-asserted-by":"crossref","unstructured":"Bellas, N., Hajj, I., Polychronopoulos, C.: Using dynamic cache management techniques to reduce energy in a high-performance processor. In: Proceedings of Low Power Electronics and Design, pp. 64\u201369 (1999)","DOI":"10.1145\/313817.313856"},{"key":"5_CR4","doi-asserted-by":"crossref","unstructured":"Albonesi, D.H.: Selective cache ways: On-demand cache resource allocation. In: Proceedings of International Symposium on Microarchitecture, pp. 70\u201375 (1999)","DOI":"10.1109\/MICRO.1999.809463"},{"key":"5_CR5","doi-asserted-by":"crossref","unstructured":"Powell, M., Yang, S.H., Falsafi, B., Roy, K., Vijaykumar, T.N.: Gated-vdd: A circuit technique to reduce leakage in deep-submicron cache memories. In: Proceedings of Low Power Electronics and Design, pp. 90\u201395 (2000)","DOI":"10.1109\/LPE.2000.155259"},{"key":"5_CR6","doi-asserted-by":"crossref","unstructured":"Kaxiras, S., Hu, Z., Martonosi, M.: Cache decay: Exploiting generational behavior to reduce leakage power. In: Proceedings of International Symposium on Computer Architecture, pp. 240\u2013251 (2001)","DOI":"10.1145\/379240.379268"},{"key":"5_CR7","doi-asserted-by":"crossref","unstructured":"Flautner, K., Kim, N.S., Martin, S., Blaauw, D., Mudge, T.: Drowsy caches: Simple techniques for reducing leakage power. In: Proceedings of International Symposium on Computer Architecture, pp. 148\u2013157 (2002)","DOI":"10.1145\/545214.545232"},{"key":"5_CR8","unstructured":"Kim, N.S., Flautner, K., Blaauw, D., Mudge, T.: Drowsy instruction cache: Leakage power reduction using dynamic voltage scaling and cache sub-bank prediction. In: Proceedings of International Symposium on Microarchitecture, pp. 219\u2013230 (2002)"},{"key":"5_CR9","doi-asserted-by":"publisher","first-page":"163","DOI":"10.1145\/643470.643473","volume":"2","author":"S.T. Kim","year":"2003","unstructured":"Kim, S.T., Vijaykrishnan, N., Kandemir, M., Sivasubramaniam, A., Irwin, M.J.: Partitioned instruction cache architecture for energy efficiency. ACM Transactions on Embedded Computing Systems\u00a02, 163\u2013185 (2003)","journal-title":"ACM Transactions on Embedded Computing Systems"},{"key":"5_CR10","unstructured":"Chang, Y.J., Lai, F., Ruan, S.J.: Cache design for eliminating the address translation bottleneck and reducing the tag area cost. In: Proceedings of International Conference on Computer Design, p. 334 (2002)"},{"key":"5_CR11","unstructured":"ARM: (ARM1136J(F)-S), \n                    \n                      http:\/\/www.arm.com\/products\/CPUs\/ARM1136JF-S.html"},{"key":"5_CR12","unstructured":"Burger, D., Austin, T.M., Bennett, S.: Evaluating future microprocessors: the simplescalar tool set. Technical Report TR-1308, Univ. of Wisconsin-Madison Computer Sciences Dept. (1997)"},{"key":"5_CR13","doi-asserted-by":"crossref","unstructured":"Borkar, S.: Design challenges of technology scaling. IEEE Micro, 23\u201329 (1999)","DOI":"10.1109\/40.782564"},{"key":"5_CR14","unstructured":"Shivakumar, P., Jouppi, N.P.: Cacti 3.0: An integrated cache timing, power, and area model. Technical Report TR-WRL-2001-2, Univ. of Wisconsin-Madison Computer Sciences Dept. (2001)"},{"key":"5_CR15","unstructured":"Muller, M.: At the heart of innovation, \n                    \n                      http:\/\/www.arm.com\/miscPDFs\/6871.pdf"},{"key":"5_CR16","unstructured":"SPEC (SPEC CPU2000 Benchmarks), \n                    \n                      http:\/\/www.specbench.org"},{"key":"5_CR17","unstructured":"SamsungElectronics: Asic std130 databook, \n                    \n                      http:\/\/www.samsung.com"}],"container-title":["Lecture Notes in Computer Science","Advances in Computer Systems Architecture"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11572961_5.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T02:40:44Z","timestamp":1619491244000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11572961_5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540296430","9783540321088"],"references-count":17,"URL":"https:\/\/doi.org\/10.1007\/11572961_5","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2005]]}}}