{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T15:39:00Z","timestamp":1725550740858},"publisher-location":"Berlin, Heidelberg","reference-count":15,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540296430"},{"type":"electronic","value":"9783540321088"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/11572961_52","type":"book-chapter","created":{"date-parts":[[2005,10,18]],"date-time":"2005-10-18T11:06:07Z","timestamp":1129633567000},"page":"640-654","source":"Crossref","is-referenced-by-count":0,"title":["Efficient Architectural Support for Secure Bus-Based Shared Memory Multiprocessor"],"prefix":"10.1007","author":[{"given":"Khaled Z.","family":"Ibrahim","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"52_CR1","unstructured":"The Trusted Computing Platform Alliance, http:\/\/www.trustedpc.com"},{"key":"52_CR2","doi-asserted-by":"crossref","unstructured":"Lie, D., Thekkath, C., Mitchell, M., Lincoln, P., Boneh, D., Mitchell, J., Horowitz, M.: Architecural Support for Copy and Tamper Resistant Software. In: 9th Int\u2019l Conf. on Arch. Support for Prog. Lang. and Operating Systems, pp. 168\u2013177 (2000)","DOI":"10.1145\/384264.379237"},{"key":"52_CR3","doi-asserted-by":"crossref","unstructured":"Suh, G.E., Clarke, D., Gassend, B., van Dijk, M., Devadas, S.: AEGIS: Architecture for Tamper-Evident and Tamper-Resistant Processing. In: 17th Int\u2019l Conf. on Supercomputing, pp. 160\u2013171 (2003)","DOI":"10.1145\/782814.782838"},{"key":"52_CR4","volume-title":"Handbook of Applied Cryptography","author":"A.J. Menezes","year":"2001","unstructured":"Menezes, A.J., van Oorschot, P.C., Vanstone, S.A.: Handbook of Applied Cryptography, vol.\u00a05th printing. CRC Press, Boca Raton (2001)"},{"key":"52_CR5","doi-asserted-by":"crossref","unstructured":"Suh, G.E., Clarke, D., Gassend, B., van Dijk, M., Devadas, S.: Efficient Memory Integrity Verification and Encryption for Secure Processors. In: 36th Int\u2019l Symp. in Microarchitecture, pp. 339\u2013350 (2003)","DOI":"10.1109\/MICRO.2003.1253207"},{"key":"52_CR6","unstructured":"Yang, J., Zhang, Y., Gao, L.: Fast Secure Processor for Inhibiting Software Piracy and Tampering. In: 36th Int\u2019l Symp. in Microarchitecture, pp. 351\u2013360 (2003)"},{"key":"52_CR7","unstructured":"Shi, W., Lee, H.H.S., Ghosh, M., Lu, C., Zhang, T.: Architecture Support for High Speed Protection of Memory Integrity and Confidentiality in Symmetric Multiprocessor. In: 13th Int\u2019l Conf. on Parallel Arch. and Compilation Tech., pp. 123\u2013134 (2004)"},{"key":"52_CR8","doi-asserted-by":"crossref","unstructured":"Zhuang, X., Pande, T.Z.S.: HIDE: An Infrastucture for Efficiently Protecting Information Leakage on the Address Bus. In: 11th Int\u2019l Conf. on Arch. Support for Prog. Lang. and Operating Systems, pp. 72\u201384 (2004)","DOI":"10.1145\/1024393.1024403"},{"key":"52_CR9","unstructured":"Zhang, Y., Gao, L., Yang, J., Zhang, X., Gupta, R.: SENSS: Security Enhancement to Symmetric Shared Memory Multiprocessors. In: 11th Int\u2019l Conf. on High-Performance Computer Architecture, pp. 352\u2013362 (2005)"},{"key":"52_CR10","unstructured":"Solihin, Y., Lee, J., Torrellas, J.: Prefetching in an Intelligent Memory Architecture using Helper Threads. In: 5th Workshop on Multithreaded Execution, Architecture, and Compilation (2001)"},{"issue":"8","key":"52_CR11","doi-asserted-by":"publisher","first-page":"929","DOI":"10.1109\/32.31350","volume":"15","author":"G.H. Chiou","year":"1989","unstructured":"Chiou, G.H., Chen, W.T.: Secure Broadcasting Using Secure Lock. IEEE Trans. on Software Engineering\u00a015(8), 929\u2013934 (1989)","journal-title":"IEEE Trans. on Software Engineering"},{"key":"52_CR12","unstructured":"Clarke, D., Suh, G.E., Gassend, B., van Dijk, M., Devadas, S.: Checking the Integrity of a Memory in a Snooping-Based Symmetric Multiprocessor (SMP) System. MIT LCS memo-470 (2004)"},{"key":"52_CR13","doi-asserted-by":"crossref","unstructured":"Kaxiras, S., Hu, Z., Martonosi, M.: Cache Decay: Exploiting Generational Behavior to Reduce Cache Leakage Power. In: 28th Int\u2019l Symp. on Computer Architecture, pp. 240\u2013251 (2001)","DOI":"10.1145\/379240.379268"},{"key":"52_CR14","doi-asserted-by":"publisher","first-page":"78","DOI":"10.1145\/244804.244807","volume":"7","author":"M. Rosenblum","year":"1997","unstructured":"Rosenblum, M., Bugnion, E., Devine, S., Herrod, S.A.: Using the SimOS Machine Simulator to Study Complex Computer Systems. Modeling and Computer Simulation\u00a07, 78\u2013103 (1997)","journal-title":"Modeling and Computer Simulation"},{"key":"52_CR15","doi-asserted-by":"crossref","unstructured":"Woo, S., Ohara, M., Torrie, E., Singh, J.P., Gupta, A.: The SPLASH-2 Programs: Characterization and Methodological Considerations. In: 22nd Int\u2019l Symp. on Computer Architecture, pp. 24\u201336 (1995)","DOI":"10.1145\/223982.223990"}],"container-title":["Lecture Notes in Computer Science","Advances in Computer Systems Architecture"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11572961_52.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,17]],"date-time":"2020-11-17T19:55:50Z","timestamp":1605642950000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11572961_52"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540296430","9783540321088"],"references-count":15,"URL":"https:\/\/doi.org\/10.1007\/11572961_52","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2005]]}}}