{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,5]],"date-time":"2025-01-05T00:40:41Z","timestamp":1736037641427,"version":"3.32.0"},"publisher-location":"Berlin, Heidelberg","reference-count":18,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540296430"},{"type":"electronic","value":"9783540321088"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/11572961_6","type":"book-chapter","created":{"date-parts":[[2005,10,18]],"date-time":"2005-10-18T11:06:07Z","timestamp":1129633567000},"page":"52-64","source":"Crossref","is-referenced-by-count":1,"title":["Dynamic Voltage Scaling for Power Aware Fast Fourier Transform (FFT) Processor"],"prefix":"10.1007","author":[{"given":"David","family":"Fitrio","sequence":"first","affiliation":[]},{"given":"Jugdutt","family":"Singh","sequence":"additional","affiliation":[]},{"given":"Aleksandar","family":"Stojcevski","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"6_CR1","doi-asserted-by":"publisher","first-page":"297","DOI":"10.1090\/S0025-5718-1965-0178586-1","volume":"19","author":"J.W. Cooley","year":"1965","unstructured":"Cooley, J.W., Tukey, J.W.: An Algorithm for the machine calculation of complexFourier series. Math. Comput.\u00a019, 297\u2013301 (1965)","journal-title":"Math. Comput."},{"key":"6_CR2","volume-title":"Digital Integrated Circuits, A Design Perspective","author":"J.M. Rabey","year":"2003","unstructured":"Rabey, J.M., et al.: Digital Integrated Circuits, A Design Perspective, 2nd edn. Pearson Education Inc., London (2003)","edition":"2"},{"key":"6_CR3","doi-asserted-by":"crossref","unstructured":"Fitrio, D., Stojcevski, A., Singh, J.: Subthreshold leakage current reduction techniquesfor static random access memory. In: Smart Structures, Devices, and Systems II, vol.\u00a05649, pp. 673\u2013683 (2005)","DOI":"10.1117\/12.582332"},{"key":"6_CR4","doi-asserted-by":"publisher","first-page":"1131","DOI":"10.1109\/4.245593","volume":"28","author":"M. Horiguchi","year":"1993","unstructured":"Horiguchi, M., Sakata, T., Itoh, K.: Switched-Source-Impedance CMOS Circuit forLow Standby Subthreshold Current Giga-Scale LSI\u2019s. IEEE J. Solid State Circuits\u00a028, 1131\u20131135 (1993); Kao, J.C., Antoniadis, A. D.: Transistor Sizing Issues and Tools for Multi-Threshold","journal-title":"IEEE J. Solid State Circuits"},{"key":"6_CR5","unstructured":"CMOS Technology. DAC Proceedings (1997)"},{"key":"6_CR6","doi-asserted-by":"publisher","first-page":"1498","DOI":"10.1109\/4.871328","volume":"35","author":"H. Kawaguchi","year":"2000","unstructured":"Kawaguchi, H., Nose, K., Sakurai, T.: A Super Cut-Off CMOS (SCCMOS) Scheme for 0.5-V Supply Voltage with Pico-ampere Stand-By Current. IEEE J. Solid-State Circuits\u00a035, 1498\u20131501 (2000)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"6_CR7","doi-asserted-by":"publisher","first-page":"1136","DOI":"10.1109\/4.245594","volume":"28","author":"T. Kawahara","year":"1993","unstructured":"Kawahara, T., et al.: Subthreshold Current Reduction for Decoded-Driver by Self-Reverse Biasing. IEEE J. Solid State Circuits\u00a028, 1136\u20131144 (1993)","journal-title":"IEEE J. Solid State Circuits"},{"key":"6_CR8","unstructured":"Smith, S.W.: The Scientist and Engineer\u2019s Guide to Digital Signal Processing. California Technical Publishing (1998)"},{"key":"6_CR9","unstructured":"Baek, J.H., Son, B.S., Jo, B.G., Sunwoo, M.H., Oh, S.K.: A continuous flow mixed-radix FFT architecture with an in-place algorithm (2003)"},{"key":"6_CR10","unstructured":"Lihong, J., Yonghong, G., Jouni, I., Hannu, T.: A new VLSI-oriented FFT algorithm and implementation (1998)"},{"key":"6_CR11","unstructured":"Melander, J., Widhe, T., Palmkvist, K., Vesterbacka, M., Wanhammar, L.: An FFT processor based on the SIC architecture with asynchronous PE (1996)"},{"key":"6_CR12","doi-asserted-by":"crossref","unstructured":"Kulkarni, G.R., Udpikar, V.: An integrated facility for data acquisition and analysis of biomedical signals. Case studies on VEP, IVS (1995)","DOI":"10.1109\/RCEMBS.1995.532980"},{"key":"6_CR13","doi-asserted-by":"crossref","unstructured":"Lin, W., Mittra, E., Berman, C., Rubin, C., Qin, Y.X.: Measurement of ultrasoundphase velocity in trabecular bone using adaptive phase tracking (2002)","DOI":"10.1109\/IEMBS.2002.1053437"},{"key":"6_CR14","doi-asserted-by":"crossref","unstructured":"Lisha, S., Minfen, S., Chan, F.H.Y.: A method for estimating the instantaneous frequency of non-stationary heart sound signals (2003)","DOI":"10.1109\/ICNNSP.2003.1279396"},{"key":"6_CR15","doi-asserted-by":"crossref","unstructured":"Moller, F., Bisgaard, N., Melanson, J.: Algorithm and architecture of a 1 V low powerhearing instrument DSP (1999)","DOI":"10.1145\/313817.313827"},{"key":"6_CR16","doi-asserted-by":"publisher","first-page":"1045","DOI":"10.1109\/T-C.1973.223648","volume":"22","author":"C. Baugh","year":"1973","unstructured":"Baugh, C., Wooley, B.: A two\u2019s complement parallel array multiplication algorithm. IEEE Trans. Comput. C\u00a022, 1045\u20131047 (1973)","journal-title":"IEEE Trans. Comput. C"},{"key":"6_CR17","doi-asserted-by":"crossref","unstructured":"Yang, S., Powell, M.D., Falsafi, B., Roy, K., Vijaykumar, T.N.: An integrated circuit\/architecture approach to reducing leakage in deep-submicron high-performance I-caches. Int. Symp. High Performance Computer Architecture (2001)","DOI":"10.1109\/HPCA.2001.903259"},{"key":"6_CR18","doi-asserted-by":"publisher","first-page":"77","DOI":"10.1109\/92.920821","volume":"9","author":"M. Powell","year":"2001","unstructured":"Powell, M., Se-Hyun, Y., Falsafi, B., Roy, K., Vijaykumar, N.: Reducing leakage in a high-performance deep-submicron instruction cache. IEEE Transactions on Very Large Scale Integration (VLSI) Systems\u00a09, 77 (2001)","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"}],"container-title":["Lecture Notes in Computer Science","Advances in Computer Systems Architecture"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11572961_6.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,5]],"date-time":"2025-01-05T00:23:05Z","timestamp":1736036585000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11572961_6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540296430","9783540321088"],"references-count":18,"URL":"https:\/\/doi.org\/10.1007\/11572961_6","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2005]]}}}