{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T15:38:27Z","timestamp":1725550707134},"publisher-location":"Berlin, Heidelberg","reference-count":14,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540296430"},{"type":"electronic","value":"9783540321088"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/11572961_60","type":"book-chapter","created":{"date-parts":[[2005,10,18]],"date-time":"2005-10-18T11:06:07Z","timestamp":1129633567000},"page":"736-749","source":"Crossref","is-referenced-by-count":0,"title":["Cache Leakage Management for Multi-programming Workloads"],"prefix":"10.1007","author":[{"given":"Chun-Yang","family":"Chen","sequence":"first","affiliation":[]},{"given":"Chia-Lin","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Shih-Hao","family":"Hung","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"60_CR1","doi-asserted-by":"crossref","unstructured":"Brooks, D., Tiwari, V., Martonosi, M.: Wattch: A framework for architectural-level power analysis and optimizations. In: Proceedings of the 27th International Symposium on Computer Architecture, ISCA (2000)","DOI":"10.1145\/339647.339657"},{"key":"60_CR2","doi-asserted-by":"crossref","unstructured":"Flautner, K., Kim, N., Martin, S., Blaauw, D., Mudge, T.: Drowsy caches: Simple techniques for reducing leakage power. In: International Symposium on Computer Architecture (2002)","DOI":"10.1145\/545214.545232"},{"key":"60_CR3","doi-asserted-by":"crossref","unstructured":"Guthaus, M.R., Ringenberg, J.S., Ernst, D., Austin, T.M., Mudge, T., Brown, R.B.: Mibench: A free, commercially representative embedded benchmark suite. In: IEEE 4th Annual Workshop on Workload Characterization (2001)","DOI":"10.1109\/WWC.2001.990739"},{"key":"60_CR4","doi-asserted-by":"crossref","unstructured":"Hu, J.S., Nadgir, A., Vijaykrishnan, N., Irwin, M.J., Kandemir, M.: Exploiting program hotspots and code sequentiality for instruction cache leakage management. In: Proc. of the International Symposium on Low Power Electronics and Design (ISLPED 2003) (August 2003)","DOI":"10.1145\/871506.871606"},{"key":"60_CR5","doi-asserted-by":"crossref","unstructured":"Mogul, J.C., Borg, A.: The effect of context switches on cache performance. In: Proceedings of the 4th international conference on architectural support for programming languages and operating systems (1991)","DOI":"10.1145\/106972.106982"},{"key":"60_CR6","doi-asserted-by":"crossref","unstructured":"Kaxiras, S., Hu, Z., Martonosi, M.: Cache decay: Exploiting generational behavior to reduce cache leakage power. In: Proceedings of the 28th Annual International Symposium on Computer Architecture (2001)","DOI":"10.1145\/379240.379268"},{"key":"60_CR7","unstructured":"Lee, C., Potkonjak, M., Mangione-Smith, W.H.: Media-bench: A tool for evaluating and synthesizing multimedia and communications systems. In: Proceedings of the 30th Annual International Symposium on MicroArchitecure (1997)"},{"key":"60_CR8","doi-asserted-by":"crossref","unstructured":"Li, L., Kadayif, I., Tsai, Y.-F., Vijaykrishnan, N., Kandemir, M., Irwin, M.J., Sivasubramaniam, A.: Leakage energy management in cache hierarchies. In: Proceeding of Eleventh International Conference on Parallel Architectures and Compilation Techniques (2002)","DOI":"10.1109\/PACT.2002.1106012"},{"key":"60_CR9","first-page":"219","volume-title":"Proc. 35th Ann. Int\u2019l Symp. Microarchitecture (MICRO-35)","author":"N. Majikian","year":"2002","unstructured":"Majikian, N., Abdelrahman, T.S.: Drowsy instruction caches:leakage power reduction using dynamic voltage scaling and cache sub-bank prediction. In: Proc. 35th Ann. Int\u2019l Symp. Microarchitecture (MICRO-35), pp. 219\u2013230. IEEE CS Press, Los Alamitos (2002)"},{"key":"60_CR10","unstructured":"Parikh, D., Zhang, Y., Sankaranarayanan, K., Skadron, K., Stan, M.: Comparison of state-preserving vs. non-state-preserving leakage control in caches. In: Proceedings of the Second Annual Workshop on Duplicating, Deconstructing, and Debunking in conjunction with ISCA-30 (2003)"},{"key":"60_CR11","unstructured":"Velusamy, S., Sankaranarayanan, K., Parikh, D., Abdelzaher, T., Skadron, K.: Adaptive cache decay using formal feedback control. In: Proc. of the 2002 Workshop on Memory Performance Issues (May 2002)"},{"key":"60_CR12","doi-asserted-by":"crossref","unstructured":"Yang, S., Powell, M., Falsafi, B., Roy, K., Vijaykumar, T.N.: Gated-vdd: A circuit technique to reduce leakage in deep-submicron cache memories. In: Proceedings of the 2000 International Symposium on Low Power Electronics and Design (2000)","DOI":"10.1145\/344166.344526"},{"key":"60_CR13","doi-asserted-by":"crossref","unstructured":"Zhang, W., Hu, J.S., Degalahal, V., Kandemir, M., Vijaykrishnan, N., Irwin, M.J.: Compiler-directed instruction cache leakage optimization. In: 35th Annual International Symposium on Microarchitecture (MICRO-35) (November 2002)","DOI":"10.1109\/MICRO.2002.1176251"},{"key":"60_CR14","doi-asserted-by":"crossref","unstructured":"Zhang, W., Karakoy, M., Kandemir, M., Chen, G.: A compiler approach for reducing data cache energy. In: Proceedings of the 17th annual international conference on Supercomputing (2003)","DOI":"10.1145\/782814.782828"}],"container-title":["Lecture Notes in Computer Science","Advances in Computer Systems Architecture"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11572961_60.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,17]],"date-time":"2020-11-17T19:55:53Z","timestamp":1605642953000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11572961_60"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540296430","9783540321088"],"references-count":14,"URL":"https:\/\/doi.org\/10.1007\/11572961_60","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2005]]}}}