{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,5]],"date-time":"2025-01-05T00:40:36Z","timestamp":1736037636340,"version":"3.32.0"},"publisher-location":"Berlin, Heidelberg","reference-count":33,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540296430"},{"type":"electronic","value":"9783540321088"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/11572961_63","type":"book-chapter","created":{"date-parts":[[2005,10,18]],"date-time":"2005-10-18T11:06:07Z","timestamp":1129633567000},"page":"775-786","source":"Crossref","is-referenced-by-count":0,"title":["Targeted Data Prefetching"],"prefix":"10.1007","author":[{"given":"Weng-Fai","family":"Wong","sequence":"first","affiliation":[]}],"member":"297","reference":[{"key":"63_CR1","doi-asserted-by":"crossref","unstructured":"Annavaram, M., Patel, J.M., Davidson, E.S.: Data prefetching by dependence graph precomputation. In: Proceedings of the 28th Annual International Symposium on Computer Architecture, pp. 52\u201361 (2001)","DOI":"10.1145\/379240.379251"},{"key":"63_CR2","doi-asserted-by":"crossref","unstructured":"Austin, T.M., Sohi, G.S.: Zero-cycle loads: Microarchitecture support for reducing load latency. In: Proceedings of the 28th International Symposium on Microarchitecture, pp. 82\u201392 (1995)","DOI":"10.1109\/MICRO.1995.476815"},{"key":"63_CR3","doi-asserted-by":"crossref","unstructured":"Bekerman, M., Jourdan, S., Ronen, R., Kirshenboim, G., Rappoport, L., Yoaz, A., Weiser, U.: Correlated load-address predictors. In: Proceedings of the 26th Annual International Symposium on Computer Architecture, pp. 54\u201363 (1999)","DOI":"10.1109\/ISCA.1999.765939"},{"key":"63_CR4","doi-asserted-by":"crossref","unstructured":"Callahan, D., Kennedy, K., Porterfield, A.: Software prefetching. In: Proceedings of the Fourth International Conference on Architectural Support for Programming Languages and Operating Systems, pp. 40\u201352 (1991)","DOI":"10.1145\/106972.106979"},{"key":"63_CR5","unstructured":"Carlisle, M.C.: Olden: Parallelizing Programs with Dynamic Data Structures on Distributed-Memory Machines. PhD, Princeton University Department of Computer Science (1996)"},{"key":"63_CR6","unstructured":"Charney, M., Reeves, A.: Generalized correlation based hardware prefetching. Technical Report EE-CEG-95-1, Cornell University (1995)"},{"key":"63_CR7","doi-asserted-by":"crossref","unstructured":"Chen, T.F., Baer, J.L.: A performance study of software and hardware data prefetching schemes. In: Proceedings of International Symposium on Computer Architecture, pp. 223\u2013232 (1994)","DOI":"10.1109\/ISCA.1994.288147"},{"issue":"5","key":"63_CR8","doi-asserted-by":"publisher","first-page":"609","DOI":"10.1109\/12.381947","volume":"44","author":"T.F. Chen","year":"1995","unstructured":"Chen, T.F., Baer, J.L.: Effective hardware-based data prefetching for high-performance processor computers. IEEE Transactions on Computers\u00a044(5), 609\u2013623 (1995)","journal-title":"IEEE Transactions on Computers"},{"key":"63_CR9","doi-asserted-by":"crossref","unstructured":"Collins, J.D., Wang, H., Tullsen, D.M., Hughes, C., Lee, Y.F., Lavery, D., Shen, J.P.: Speculative precomputation: Long-range prefetching of delinquent loads. In: Proceedings of the 28th International Symposium on Computer Architecture, pp. 14\u201325 (2001)","DOI":"10.1145\/379240.379248"},{"key":"63_CR10","doi-asserted-by":"publisher","first-page":"547","DOI":"10.1147\/rd.374.0547","volume":"37","author":"R.J. Eickemeyer","year":"1993","unstructured":"Eickemeyer, R.J., Vassiliadis, S.: A load-instruction unit for pipelined processors. IBM Journal of Research and Development\u00a037, 547\u2013564 (1993)","journal-title":"IBM Journal of Research and Development"},{"key":"63_CR11","doi-asserted-by":"crossref","unstructured":"Fu, J.W.C., Patel, J.H.: Data prefetching strategies for vector cache memories. In: Proceedings of the International Parallel Processing Symposium (1991)","DOI":"10.1109\/IPPS.1991.153836"},{"key":"63_CR12","doi-asserted-by":"crossref","unstructured":"Fu, J.W.C., Patel, J.H.: Stride directed prefetching in scalar processors. In: Proceedings of the 25th International Symposium on Microarchitecture, pp. 102\u2013110 (1992)","DOI":"10.1109\/MICRO.1992.697004"},{"key":"63_CR13","doi-asserted-by":"crossref","unstructured":"Goeman, B., Vandierendonck, H., Bosschere, K.D.: Differential FCM: Increasing value prediction accuracy by improving table usage efficiency. In: Proceedings of the 7th International Sysmposium on High-Performance Computer Architecture, pp. 207\u2013216 (2001)","DOI":"10.1109\/HPCA.2001.903264"},{"key":"63_CR14","doi-asserted-by":"crossref","unstructured":"Gonzalez, J., Gonzalez, A.: Speculative execution via address prediction and data prefetching. In: Proceedings of the 11th International Conference on Supercomputing, pp. 196\u2013203 (1997)","DOI":"10.1145\/263580.263631"},{"key":"63_CR15","doi-asserted-by":"crossref","unstructured":"Joseph, D., Grunwald, D.: Prefetching using markov predictors. In: Proceedings of the 24th International Symposium on Computer Architecture, pp. 252\u2013263 (1997)","DOI":"10.1145\/264107.264207"},{"key":"63_CR16","doi-asserted-by":"crossref","unstructured":"Jouppi, N.P.: Improving direct-mapped cache performance by the addition of a smally, fully associative cache and prefetch buffers. In: Proceedings of the 17th International Symposium on Computer Architecture, pp. 364\u2013373 (1990)","DOI":"10.1145\/325096.325162"},{"key":"63_CR17","doi-asserted-by":"crossref","unstructured":"Karlsson, M., Dahlgren, F., Stenstrom, P.: A prefetching technique for irregular accesses to linked data structures. In: Proceedings of the 6th International Sysmposium on High-Performance Computer Architecture, pp. 206\u2013217 (2000)","DOI":"10.1109\/HPCA.2000.824351"},{"key":"63_CR18","unstructured":"Kim, D., Liao, S.S., Wang, P.H., del Cuvillo, J., Tian, X., Zou, X., Wang, H., Yeung, D., Girkar, M., Shen, J.P.: Physical experimentation with prefetching helper threads on Intel\u2019s hyper-threaded processors. In: Proceedings of the International Symposium on Code Generation and Optimization, pp. 27\u201338 (2004)"},{"key":"63_CR19","doi-asserted-by":"crossref","unstructured":"Klaiber, A.C., Levy, H.M.: An architecture for software-controlled data prefetching. In: Proceedings of the 18th International Symposium on Computer Architecture, pp. 43\u201353 (1991)","DOI":"10.1145\/115952.115958"},{"key":"63_CR20","doi-asserted-by":"crossref","unstructured":"Lai, A.C., Fide, C., Falsafi, B.: Dead-block prediction and dead-block correlation prefetchers. In: Proceedings of the International Parallel Processing Symposium, pp. 144\u2013154 (2001)","DOI":"10.1145\/384285.379259"},{"key":"63_CR21","doi-asserted-by":"crossref","unstructured":"Lipasti, M., Schmidt, W., Kunkel, S., Roediger, R.: Spaid: Software prefetching in pointer and call-intensive environment. In: Proceedings of the 28th International Symposium on Microarchitecture, pp. 231\u2013236 (1995)","DOI":"10.1109\/MICRO.1995.476830"},{"key":"63_CR22","doi-asserted-by":"crossref","unstructured":"Lipasti, M.H., Wilkerson, C.B., Shen, J.P.: Value locality and load value prediction. In: Proceedings of the 7th International Conference on Architectural Support for Programming Languages and Operating Systems, pp. 138\u2013147 (1996)","DOI":"10.1145\/237090.237173"},{"key":"63_CR23","doi-asserted-by":"crossref","unstructured":"Luk, C.K., Mowry, T.: Compiler-based prefetching for recursive data structures. In: Proceedings of the 7th International Conference on Architectural Support for Programming Languages and Operating Systems, pp. 222\u2013233 (1996)","DOI":"10.1145\/237090.237190"},{"key":"63_CR24","unstructured":"McFarling, S.: Combining branch predictors. Technical Report TN-36, DEC WRL (1993)"},{"key":"63_CR25","unstructured":"Mehrota, S., Luddy, H.: Examination of a memory classification scheme for pointer intensive and numeric programs. Technical Report CRSD Tech. Report 1351, CRSD, University of Illinois (1995)"},{"key":"63_CR26","doi-asserted-by":"crossref","unstructured":"Mowry, T.C., Lam, M.S., Gupta, A.: Design and evaluation of a compiler algorithm for prefetching. In: Proceedings of the 5th International Conference on Architectural Support for Programming Languages and Operating Systems, pp. 62\u201373 (1992)","DOI":"10.1145\/143365.143488"},{"key":"63_CR27","doi-asserted-by":"crossref","unstructured":"Panait, V.M., Sasturkar, A., Wong, W.F.: Static identification of delinquent loads. In: Proceedings of the International Symposium on Code Generation and Optimization, pp. 303\u2013314 (2004)","DOI":"10.1109\/CGO.2004.1281683"},{"key":"63_CR28","doi-asserted-by":"crossref","unstructured":"Rabbah, R.M., Sandanagobalane, H., Ekpanyapong, M., Wong, W.F.: Compiler orchestrated prefetching via speculation and predication. In: Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems, pp. 189\u2013198 (2004)","DOI":"10.1145\/1024393.1024416"},{"key":"63_CR29","doi-asserted-by":"crossref","unstructured":"Vanderwiel, S., Lilja, D.: A compiler-assisted data prefetch controller. In: Proceedings of the International Conference on Computer Design, pp. 372\u2013377 (1999)","DOI":"10.1109\/ICCD.1999.808569"},{"key":"63_CR30","doi-asserted-by":"publisher","first-page":"174","DOI":"10.1145\/358923.358939","volume":"32","author":"S. Vanderwiel","year":"2000","unstructured":"Vanderwiel, S., Lilja, D.J.: Data prefetch mechanisms. ACM Computing Survey\u00a032, 174\u2013199 (2000)","journal-title":"ACM Computing Survey"},{"key":"63_CR31","doi-asserted-by":"crossref","unstructured":"Yoaz, A., Erez, M., Ronen, R., Jourdan, S.: Speculation techniques for improving load related instruction scheduling. In: Proceedings of the 26th Annual International Symposium on Computer Architecture, pp. 42\u201353 (1999)","DOI":"10.1109\/ISCA.1999.765938"},{"key":"63_CR32","unstructured":"The SimpleScalar toolkit (2005), http:\/\/www.simplescalar.com"},{"key":"63_CR33","unstructured":"The SPEC benchmarks (2000), http:\/\/www.spec.org"}],"container-title":["Lecture Notes in Computer Science","Advances in Computer Systems Architecture"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11572961_63.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,5]],"date-time":"2025-01-05T00:24:26Z","timestamp":1736036666000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11572961_63"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540296430","9783540321088"],"references-count":33,"URL":"https:\/\/doi.org\/10.1007\/11572961_63","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2005]]}}}