{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,13]],"date-time":"2026-03-13T13:00:35Z","timestamp":1773406835371,"version":"3.50.1"},"publisher-location":"Berlin, Heidelberg","reference-count":20,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"value":"9783540296430","type":"print"},{"value":"9783540321088","type":"electronic"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/11572961_66","type":"book-chapter","created":{"date-parts":[[2005,10,18]],"date-time":"2005-10-18T11:06:07Z","timestamp":1129633567000},"page":"805-817","source":"Crossref","is-referenced-by-count":65,"title":["A Novel Reversible TSG Gate and Its Application for Designing Reversible Carry Look-Ahead and Other Adder Architectures"],"prefix":"10.1007","author":[{"given":"Himanshu","family":"Thapliyal","sequence":"first","affiliation":[]},{"given":"M. B.","family":"Srinivas","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"66_CR1","doi-asserted-by":"publisher","first-page":"183","DOI":"10.1147\/rd.53.0183","volume":"5","author":"R. Landauer","year":"1961","unstructured":"Landauer, R.: Irreversibility and Heat Generation in the Computational Process. IBM Journal of Research and Development\u00a05, 183\u2013191 (1961)","journal-title":"IBM Journal of Research and Development"},{"key":"66_CR2","doi-asserted-by":"crossref","unstructured":"Bennett, C.H.: Logical Reversibility of Computation. IBM J. Research and Development, 525\u2013532 (November 1973)","DOI":"10.1147\/rd.176.0525"},{"key":"66_CR3","doi-asserted-by":"crossref","unstructured":"Fredkin, E., Toffoli, T.: Conservative Logic. International Journal of Theor. Physics, 219\u2013253 (1982)","DOI":"10.1007\/BF01857727"},{"key":"66_CR4","doi-asserted-by":"crossref","unstructured":"Toffoli, T.: Reversible Computing. Tech memo MIT\/LCS\/TM-151. MIT Lab for Computer Science (1980)","DOI":"10.21236\/ADA082021"},{"key":"66_CR5","unstructured":"Leporati, A., Zandron, C., Mauri, G.: Simulating the Fredkin Gate with Energy Based P Systems. Journal of Universal Computer Science\u00a010(5), 600\u2013619"},{"key":"66_CR6","unstructured":"Khan, Md. M. H Azad.: Design of Full-adder With Reversible Gates. In: International Conference on Computer and Information Technology, Dhaka, Bangladesh, pp. 515-519 (2002)"},{"key":"66_CR7","doi-asserted-by":"crossref","unstructured":"Hasan, H.B., Islam., R., Chowdhury, S.M.A., Chowdhury, A.R.: Reversible Logic Synthesis for Minimization of Full Adder Circuit. In: Proceedings of the EuroMicro Symposium on Digital System Design (DSD 2003), Belek-Antalya, Turkey, September 2003, pp. 50\u201354 (2003)","DOI":"10.1109\/DSD.2003.1231899"},{"key":"66_CR8","unstructured":"Hasan, H.B., Islam., R., Chowdhury, S.M.A., Chowdhury, A.R.: Synthesis of Full-Adder Circuit Using Reversible Logic. In: Proceedings 17th International Conference on VLSI Design (VLSI Design 2004), Mumbai, India, January 2004, pp. 757\u2013760 (2004)"},{"key":"66_CR9","doi-asserted-by":"crossref","unstructured":"Bruce, J.W., Thornton, M.A., Shivakumariah, L., Kokate, P.S., Li, X.: Efficient Adder Circuits Based on a Conservative Logic Gate. In: Proceedings of the IEEE Computer Society Annual Symposium on VLSI (ISVLSI 2002), Pittsburgh, PA, USA, April 2002, pp. 83\u201388 (2002)","DOI":"10.1109\/ISVLSI.2002.1016879"},{"key":"66_CR10","unstructured":"Schrom, G.: Ultra Low Power CMOS Technology. PhD Thesis, Technischen Universitat Wien (June 1998)"},{"key":"66_CR11","doi-asserted-by":"crossref","unstructured":"Knil, E., Laflamme, R., Milburn, G.J.: A Scheme for Efficient Quantum Computation with Linear Optics. Nature, 46-52 (Janaury 2001)","DOI":"10.1038\/35051009"},{"key":"66_CR12","volume-title":"Quantum Computation and Quantum Information","author":"M. Nielsen","year":"2000","unstructured":"Nielsen, M., Chaung, I.: Quantum Computation and Quantum Information. Cambridge University Press, Cambridge (2000)"},{"key":"66_CR13","doi-asserted-by":"publisher","first-page":"114","DOI":"10.1088\/0957-4484\/4\/2\/007","volume":"4","author":"R.C. Merkle","year":"1993","unstructured":"Merkle, R.C.: Two Types of Mechanical Reversible Logic. Nanotechnology\u00a04, 114\u2013131 (1993)","journal-title":"Nanotechnology"},{"key":"66_CR14","doi-asserted-by":"crossref","unstructured":"Vedral, V., Bareno, A. Ekert, A.: Quantum Networks for Elementary Arithmetic Operations (November 1995) arXiv:quant-ph\/9511018 v1","DOI":"10.1103\/PhysRevA.54.147"},{"key":"66_CR15","unstructured":"Hasan, H.B., Islam., R., Chowdhury, S.M.A., Chowdhury, A.R.: Design of a Reversible Binary Coded Decimal Adder by Using Reversible 4-Bit Parallel Adder. In: 18th International Conference on VLSI Design (VLSI Design 2005), Kolkata, India, Janaury 2005, pp. 255\u2013260 (2005)"},{"key":"66_CR16","unstructured":"Kai, C.W., Tseng, C.-C.: Quantum Plain and Carry Look Ahead Adders arxiv.org\/abs\/quant-ph\/0206028"},{"key":"66_CR17","unstructured":"Thapliyal, H., Srinivas, M.B., Arabnia, R.H.: A Need of Quantum Computing, Reversible Logic Synthesis of Parallel Binary Adder-Subtractor. In: The 2005 International Conference on Embedded System and Applications(ESA 2005), Las Vegas,U.S.A, June 2005, pp. 60\u201367 (2005)"},{"key":"66_CR18","unstructured":"Thapliyal, H., Srinivas, M.B., Arabnia, R.H.: A Reversible Version of 4 x 4 Bit Array Multiplier With Minimum Gates and Garbage Outputs. In: The 2005 International Conference on Embedded System and Applications (ESA 2005), Las Vegas, U.S.A, June 2005), pp. 106\u2013114 (2005)"},{"key":"66_CR19","unstructured":"Thapliyal, H., Srinivas, M.B., Arabnia, R.H.: Reversible Logic Synthesis of Half, Full and Parallel Subtractors. In: The 2005 International Conference on Embedded System and Applications (ESA 2005), Las Vegas, U.S.A, pp. 165\u2013172 (2005)"},{"key":"66_CR20","doi-asserted-by":"crossref","unstructured":"Vasudevan, D.P., Lala, P.K., Parkerson, J.P.: Online Testable Reversible Logic Circuit Design using NAND Blocks. In: Proc, Symposium on Defect and Fault Tolerance, pp. 324-331 (October 2004)","DOI":"10.1109\/DFTVS.2004.1347856"}],"container-title":["Lecture Notes in Computer Science","Advances in Computer Systems Architecture"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11572961_66.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,5]],"date-time":"2025-01-05T00:23:52Z","timestamp":1736036632000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11572961_66"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540296430","9783540321088"],"references-count":20,"URL":"https:\/\/doi.org\/10.1007\/11572961_66","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2005]]}}}