{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,5]],"date-time":"2025-01-05T00:40:30Z","timestamp":1736037630041,"version":"3.32.0"},"publisher-location":"Berlin, Heidelberg","reference-count":18,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540296430"},{"type":"electronic","value":"9783540321088"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/11572961_7","type":"book-chapter","created":{"date-parts":[[2005,10,18]],"date-time":"2005-10-18T11:06:07Z","timestamp":1129633567000},"page":"65-78","source":"Crossref","is-referenced-by-count":6,"title":["Design of an Efficient Multiplier-Less Architecture for Multi-dimensional Convolution"],"prefix":"10.1007","author":[{"given":"Ming Z.","family":"Zhang","sequence":"first","affiliation":[]},{"given":"Hau T.","family":"Ngo","sequence":"additional","affiliation":[]},{"given":"Vijayan K.","family":"Asari","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"7_CR1","unstructured":"Breitzman, A.F.: Automatic Derivation and Implementation of Fast Convolution Algorithms, Thesis, Drexel University (2003)"},{"key":"7_CR2","unstructured":"HARRIS semiconductor Inc., Digital Signal Processing (1994)"},{"issue":"1","key":"7_CR3","doi-asserted-by":"publisher","first-page":"30","DOI":"10.1016\/0262-8856(83)90005-7","volume":"1","author":"H.T. Kung","year":"1983","unstructured":"Kung, H.T., Ruane, L.M., Yen, D.W.L.: A Two-Level Pipelined Systolic Array for Multidimensional Convolution. Image and Vision Computing\u00a01(1), 30\u201336 (1983)","journal-title":"Image and Vision Computing"},{"key":"7_CR4","unstructured":"Wong, A.: A New Scalable Systolic Array Processor Architecture for Discrete Convolution, Thesis, University of Kentucky (2003)"},{"key":"7_CR5","unstructured":"Nelson, A.E.: Implementation of Image Processing Algorithms on FPGA Hardware, Thesis, Vanderbilt University (2000)"},{"key":"7_CR6","unstructured":"Chou, C., Mohanakrishnan, S., Evans, J.: FPGA Implementation of Digital Filters. In: Proc. ICSPAT, pp. 80\u201388 (1993)"},{"key":"7_CR7","doi-asserted-by":"crossref","unstructured":"Chang, H.M., Sunwoo, M.H.: An Efficient Programmable 2-D Convolver Chip. In: Proc. of the 1998 IEEE Intl. Symp. on Circuits and Systems, ISCAS, part\u00a02, pp. 429\u2013432 (May 1998)","DOI":"10.1109\/ISCAS.1998.706968"},{"issue":"6","key":"7_CR8","doi-asserted-by":"publisher","first-page":"785","DOI":"10.1109\/31.90399","volume":"36","author":"K. Chen","year":"1989","unstructured":"Chen, K.: Bit-Serial Realizations of a Class of Nonlinear Filters Based on Positive Boo-lean Functions. IEEE Trans. On Circuits and Systems\u00a036(6), 785\u2013794 (1989)","journal-title":"IEEE Trans. On Circuits and Systems"},{"issue":"1","key":"7_CR9","doi-asserted-by":"publisher","first-page":"63","DOI":"10.1023\/B:VLSI.0000028534.35761.a8","volume":"38","author":"M.H. Sunwoo","year":"2004","unstructured":"Sunwoo, M.H., Oh, S.K.: A Multiplierless 2-D Convolver Chip for Real-Time Image Processing. Journal of VLSI Signal Processing\u00a038(1), 63\u201371 (2004)","journal-title":"Journal of VLSI Signal Processing"},{"issue":"3","key":"7_CR10","doi-asserted-by":"publisher","first-page":"299","DOI":"10.1109\/92.784091","volume":"7","author":"B. Bosi","year":"1999","unstructured":"Bosi, B., Bois, G.: Reconfigurable Pipelined 2-D Convolvers for fast Digital Signal Processing. IEEE Trans. On Very Large Scale Systems\u00a07(3), 299\u2013308 (1999)","journal-title":"IEEE Trans. On Very Large Scale Systems"},{"key":"7_CR11","unstructured":"Moore, M.: A DSP-Based Real-Time Image Processing System. In: Proc. of the 6th Intl. Conf. on Signal Processing Applications and Technology, Boston, MA, August 1995, pp. 1042\u20131046 (1995)"},{"key":"7_CR12","doi-asserted-by":"publisher","first-page":"876","DOI":"10.1109\/TC.1987.1676982","volume":"36","author":"J.H. Kim","year":"1987","unstructured":"Kim, J.H., Alexander, W.E.: A Multiprocessor Architecture for 2-D Digital Filters. IEEE Trans. On Computer\u00a0C-36, 876\u2013884 (1987)","journal-title":"IEEE Trans. On Computer"},{"key":"7_CR13","doi-asserted-by":"publisher","first-page":"872","DOI":"10.1109\/ASSP.1989.28058","volume":"37","author":"M.Y. Dabbagh","year":"1989","unstructured":"Dabbagh, M.Y., Alexander, W.E.: Multiprocessor Implementation of 2-D Denomina-tor-Separable Digital Filters for Real-Time Processing. IEEE Trans. on Acoustics, Speech, and Signal Processing\u00a0ASSP-37, 872\u2013881 (1989)","journal-title":"IEEE Trans. on Acoustics, Speech, and Signal Processing"},{"key":"7_CR14","doi-asserted-by":"crossref","unstructured":"Wiatr, K., Jamro, E.: Constant Coefficient Multiplication in FPGA Structures. In: Proc. of the 26th Euriomicro Conference, Maastricht, The Netherlands, September 5-7, vol.\u00a01, pp. 252\u2013259 (2000)","DOI":"10.1109\/EURMIC.2000.874640"},{"issue":"8","key":"7_CR15","first-page":"553","volume":"42","author":"W.J. Oh","year":"1995","unstructured":"Oh, W.J., Lee, Y.H.: Implementation of Programmable Multiplierless FIR Filters with Power-of-Two Coefficients. IEEE Trans. on Circuits and Systems - Part -Fundamental Theory and Applications\u00a042(8), 553\u2013556 (1995)","journal-title":"IEEE Trans. on Circuits and Systems - Part -Fundamental Theory and Applications"},{"key":"7_CR16","doi-asserted-by":"publisher","first-page":"1225","DOI":"10.1109\/82.793712","volume":"46","author":"S. Samadi","year":"1999","unstructured":"Samadi, S., Iwakura, H., Nishihara, A.: Multiplierless and Hierarchical Structures for Maximally Flat Half-Band FIR Filters. IEEE Trans. Circuits Syst.-II: Analog and Digi-tal Signal Process\u00a046, 1225\u20131230 (1999)","journal-title":"IEEE Trans. Circuits Syst.-II: Analog and Digi-tal Signal Process"},{"key":"7_CR17","unstructured":"Yli-kaakinen, J., Saramaki, T.: A Systematic Algorithm for the Design of Multiplier-less FIR Filters. In: Proc. IEEE Int. Symp. Circuits Syst., Sydney, Australia, May 6-9, 2001., vol.\u00a0II, pp. 185\u2013188 (2001)"},{"key":"7_CR18","doi-asserted-by":"crossref","unstructured":"Zhang, M.Z., Ngo, H.T., Livingston, A.R., Asari, K.V.: An Efficient VLSI Architec-ture for 2-D Convolution with Quadrant Symmetric Kernels. In: IEEE Computer Society Proc. of the Intl. Symp. on VLSI - ISVLSI 2005, Tampa, Florida, May 11 - 12, pp. 303\u2013304 (2005)","DOI":"10.1109\/ISVLSI.2005.15"}],"container-title":["Lecture Notes in Computer Science","Advances in Computer Systems Architecture"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11572961_7.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,5]],"date-time":"2025-01-05T00:24:11Z","timestamp":1736036651000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11572961_7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540296430","9783540321088"],"references-count":18,"URL":"https:\/\/doi.org\/10.1007\/11572961_7","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2005]]}}}