{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,3]],"date-time":"2025-11-03T13:18:16Z","timestamp":1762175896725},"publisher-location":"Berlin, Heidelberg","reference-count":14,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540296737"},{"type":"electronic","value":"9783540320913"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/11573036_56","type":"book-chapter","created":{"date-parts":[[2005,10,24]],"date-time":"2005-10-24T10:06:19Z","timestamp":1130148379000},"page":"589-599","source":"Crossref","is-referenced-by-count":9,"title":["TSIC: Thermal Scheduling Simulator for Chip Multiprocessors"],"prefix":"10.1007","author":[{"given":"Kyriakos","family":"Stavrou","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pedro","family":"Trancoso","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"56_CR1","doi-asserted-by":"crossref","first-page":"52","DOI":"10.1109\/2.917539","volume":"34","author":"T. Mudge","year":"2001","unstructured":"Mudge, T.: Power: A First Class Architectural Design Constraint. IEEE Computer\u00a034, 52\u201357 (2001)","journal-title":"IEEE Computer"},{"key":"56_CR2","doi-asserted-by":"crossref","unstructured":"Skadron, K., Stan, M.R., Huang, W., Velusamy, S., Sankaranarayanan, K., Tarjan, D.: Temperature-Aware Microarchitecture: Extended Discussion and Results. Technical Report TR-CS-2003-08, University of Virginia (2003)","DOI":"10.1145\/859618.859620"},{"key":"56_CR3","unstructured":"Huangy, W., Luy, Z., Ghoshy, S., Lachy, J., Stany, M., Skadron, K.: The Importance of Temporal and Spatial Temperature Gradients in IC Reliability Analysis. Technical Report TR-CS2004-07, University of Virginia (2004)"},{"key":"56_CR4","unstructured":"Li, Y., Brooks, D., Hu, Z., Skadron, K.: Performance, Energy, and Thermal Considerations for SMT and CMP Architectures. In: Proc. of the 11th IEEE International Symposium on High Performance Computer Architecture (HPCA), pp. 71\u201382 (2005)"},{"key":"56_CR5","doi-asserted-by":"crossref","unstructured":"Heo, S., Barr, K., Asanovic, K.: Reducing Power Density through Activity Migration. In: Proc. of the 2003 International Symposium on Low Power Electronics and Design, pp. 217\u2013222 (2003)","DOI":"10.1145\/871506.871561"},{"key":"56_CR6","doi-asserted-by":"crossref","unstructured":"ElEssawy, W., Albonesi, D.H.: A Microarchitectural Level Step Power Analysis Tool. In: Proc. of the 2002 international symposium on Low power electronics and design, pp. 263\u2013266 (2002)","DOI":"10.1145\/566408.566477"},{"key":"56_CR7","unstructured":"Lee, K.J., Skadron, K.: Using Performance Counters for Runtime Temperature Sensing in High-Performance Processors. In: Proc. of the Workshop on High-Performance, Power-Aware Computing (HP-PAC), pp. 232\u2013239 (2005)"},{"key":"56_CR8","doi-asserted-by":"crossref","unstructured":"Brooks, D., Martonosi, M.: Dynamic Thermal Management for High-Performance Micro-processors. In: Proc. of the 7th IEEE International Symposium on High Performance Computer Architecture (HPCA), pp. 171\u2013182 (2001)","DOI":"10.1109\/HPCA.2001.903261"},{"key":"56_CR9","doi-asserted-by":"crossref","unstructured":"Srinivasan, J., Adve, S.V.: Predictive Dynamic Thermal Management for Multimedia Applications. In: Proc. 17th International Conference Supercomputing, pp. 109\u2013120 (2003)","DOI":"10.1145\/782814.782831"},{"key":"56_CR10","doi-asserted-by":"crossref","unstructured":"Magklis, G., Scott, M.L., Semeraro, G., Albonesi, D.H., Dropsho, S.: Profile-based Dynamic Voltage and Frequency Scaling for a Multiple Clock Domain Microprocessor. In: Proc. of the 30th annual International Symposium on Computer Architecture, pp. 14\u201327 (2003)","DOI":"10.1145\/859618.859621"},{"key":"56_CR11","doi-asserted-by":"crossref","unstructured":"Chaparro, P., Gonzalez, J., Gonzalez, A.: Thermal-Aware Clustered Microarchitectures. In: Proc. of the 2004 IEEE International Conference on Computer Design, pp. 48\u201353 (2004)","DOI":"10.1109\/ICCD.2004.1347897"},{"key":"56_CR12","unstructured":"Deeney, J.: Thermal modeling and measurement of large high power silicon devices with asymmetric power distribution. In: Proc. of the 2002 Symposium on Microelectronics (2002)"},{"key":"56_CR13","doi-asserted-by":"publisher","first-page":"72","DOI":"10.1109\/95.477461","volume":"18","author":"B.S. Lall","year":"1995","unstructured":"Lall, B.S., Guenin, B.M., Molnar, R.J.: Methodology for Thermal Evaluation of Multichip Modules. IEEE Transactions on Components, Packaging and Manufacturing Technology\u00a018, 72\u201379 (1995)","journal-title":"IEEE Transactions on Components, Packaging and Manufacturing Technology"},{"key":"56_CR14","first-page":"40","volume":"24","author":"R. Kalla","year":"2004","unstructured":"Kalla, R., Sinharoy, B., Tendler, J.M.: IBM Power5 Chip: A Dual-Core Multithreaded Processor. IEEE Computer\u00a024, 40\u201347 (2004)","journal-title":"IEEE Computer"}],"container-title":["Lecture Notes in Computer Science","Advances in Informatics"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11573036_56.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,7,18]],"date-time":"2021-07-18T20:35:11Z","timestamp":1626640511000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11573036_56"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540296737","9783540320913"],"references-count":14,"URL":"https:\/\/doi.org\/10.1007\/11573036_56","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2005]]}}}