{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T15:34:41Z","timestamp":1725550481208},"publisher-location":"Berlin, Heidelberg","reference-count":26,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540296737"},{"type":"electronic","value":"9783540320913"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/11573036_57","type":"book-chapter","created":{"date-parts":[[2005,10,24]],"date-time":"2005-10-24T10:06:19Z","timestamp":1130148379000},"page":"600-610","source":"Crossref","is-referenced-by-count":0,"title":["Tuning Blocked Array Layouts to Exploit Memory Hierarchy in SMT Architectures"],"prefix":"10.1007","author":[{"given":"Evangelia","family":"Athanasaki","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kornilios","family":"Kourtis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nikos","family":"Anastopoulos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nectarios","family":"Koziris","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"#cr-split#-57_CR1.1","doi-asserted-by":"crossref","unstructured":"Athanasaki, E., Koziris, N.: Fast Indexing for Blocked Array Layouts to Improve Multi-Level Cache Locality. In: 8-th Work. on Interaction between Compilers and Computer Architectures, Madrid, Spain (February 2004);","DOI":"10.1109\/INTERA.2004.1299515"},{"key":"#cr-split#-57_CR1.2","unstructured":"In conjuction with HPCA-10"},{"key":"#cr-split#-57_CR2.1","doi-asserted-by":"crossref","unstructured":"Athanasaki, E., Koziris, N.: A Tile Size Selection Analysis for Blocked Array Layouts. In: 9-th Work. on Interaction between Compilers and Computer Architectures, San Francisco, CA (February 2005);","DOI":"10.1109\/INTERACT.2005.1"},{"key":"#cr-split#-57_CR2.2","unstructured":"In conjuction with HPCA-11"},{"key":"57_CR3","doi-asserted-by":"crossref","unstructured":"Chame, J., Moon, S.: A Tile Selection Algorithm for Data Locality and Cache Interference. In: Int. Conf. on Supercomputing, Rhodes, Greece (June 1999)","DOI":"10.1145\/305138.305245"},{"key":"57_CR4","doi-asserted-by":"crossref","unstructured":"Coleman, S., McKinley, K.S.: Tile Size Selection Using Cache Organization and Data Layout. In: Conf. on Programming Language Design and Implementation, La Jolla, CA (June 1995)","DOI":"10.1145\/207110.207162"},{"key":"57_CR5","unstructured":"Esseghir, K.: Improving Data Locality for Caches. Master\u2019s thesis, Department of Computer Science, Rice University, Houston, TX (September 1993)"},{"key":"57_CR6","doi-asserted-by":"crossref","unstructured":"Ghosh, S., Martonosi, M., Malik, S.: Cache Miss Equations: A Compiler Framework for Analyzing and Tuning Memory Behavior. ACM Trans. on Programming Languages and Systems\u00a021(4) (July 1999)","DOI":"10.1145\/325478.325479"},{"key":"57_CR7","doi-asserted-by":"crossref","unstructured":"Harper, J.S., Kerbyson, D.J., Nudd, G.R.: Analytical Modeling of Set-Associative Cache Behavior. IEEE Trans. Computers\u00a048(10) (October 1999)","DOI":"10.1109\/12.805152"},{"key":"57_CR8","doi-asserted-by":"crossref","unstructured":"Hsu, C.-H., Kremer, U.: A Quantitative Analysis of Tile Size Selection Algprithms. The J. of Supercomputing\u00a027(3) (March 2004)","DOI":"10.1023\/B:SUPE.0000011388.54204.8e"},{"key":"57_CR9","doi-asserted-by":"crossref","unstructured":"Kandemir, M., Ramanujam, J., Choudhary, A.: Improving Cache Locality by a Combinaion of Loop and Data Transformations. IEEE Trans. on Computers\u00a048(2) (February 1999)","DOI":"10.1109\/12.752657"},{"key":"57_CR10","doi-asserted-by":"crossref","unstructured":"Lam, M.S., Rothberg, E.E., Wolf, M.E.: The Cache Performance and Optimizations of Blocked Algorithms. In: Int. Conf. on Architectural Support for Programming Languages and Operating Systems, Santa Clara, CA (April 1991)","DOI":"10.1145\/106972.106981"},{"key":"57_CR11","doi-asserted-by":"crossref","unstructured":"McKinley, K.S., Carr, S., Tseng, C.-W.: Improving Data Locality with Loop Transformations. ACM Trans. on Programming Languages and Systems\u00a018(04) (July 1996)","DOI":"10.1145\/233561.233564"},{"key":"57_CR12","doi-asserted-by":"crossref","unstructured":"Mitchell, N., H\u00f6gstedt, K., Carter, L., Ferrante, J.: Quantifying the Multi-Level Nature of Tiling Interactions. Int. J. of Parallel Programming\u00a026(6) (December 1998)","DOI":"10.1023\/A:1018782528453"},{"key":"57_CR13","doi-asserted-by":"crossref","unstructured":"Panda, P.R., Nakamura, H., Dutt, N.D., Nicolau, A.: Augmenting Loop Tiling with Data Alignment for Improved Cache Performance. IEEE Trans. on Computers\u00a048(2) (February 1999)","DOI":"10.1109\/12.752655"},{"key":"57_CR14","doi-asserted-by":"crossref","unstructured":"Park, N., Hong, B., Prasanna, V.: Analysis of Memory Hierarchy Performance of Block Data Layout. In: Int. Conf. on Parallel Processing, Vancouver, Canada (August 2002)","DOI":"10.1109\/ICPP.2002.1040857"},{"key":"57_CR15","unstructured":"Patterson, D., Hennessy, J.: Computer Architecture. A Quantitative Approach, 3rd edn., San Francisco, CA (2002)"},{"key":"57_CR16","doi-asserted-by":"crossref","unstructured":"Rivera, G., Tseng, C.-W.: Eliminating Conflict Misses for High Performance Architectures. In: Int. Conf. on Supercomputing, Melbourne, Australia (July 1998)","DOI":"10.1145\/277830.277917"},{"key":"57_CR17","doi-asserted-by":"crossref","unstructured":"Rivera, G., Tseng, C.-W.: A Comparison of Compiler Tiling Algorithms. In: Int. Conf. on Compiler Construction, Amsterdam, The Netherlands (March 1999)","DOI":"10.1007\/978-3-540-49051-7_12"},{"key":"57_CR18","doi-asserted-by":"crossref","unstructured":"Rivera, G., Tseng, C.-W.: Locality Optimizations for Multi-Level Caches. In: Int. Conf. on Supercomputing, Portland, OR (November 1999)","DOI":"10.1145\/331532.331534"},{"key":"57_CR19","doi-asserted-by":"crossref","unstructured":"Song, Y., Li, Z.: Impact of Tile-Size Selection for Skewed Tiling. In: 5th Work. on Interaction between Compilers and Architectures, Monterrey, Mexico (Janaury 2001)","DOI":"10.1007\/978-1-4757-3337-2_3"},{"key":"57_CR20","doi-asserted-by":"crossref","unstructured":"Temam, O., Fricker, C., Jalby, W.: Cache Interference Phenomena. In: Conf. on Measurement and Modeling of Computer Systems, Nashville, TN (May 1994)","DOI":"10.1145\/183018.183047"},{"key":"57_CR21","doi-asserted-by":"crossref","unstructured":"Temam, O., Granston, E.D., Jalby, W.: To Copy or Not to Copy: A Compile-Time Technique for Assessing When Data Copying Should be Used to Eliminate Cache Conflicts. In: Conf. on Supercomputing, Portland, OR (November 1993)","DOI":"10.1145\/169627.169762"},{"key":"57_CR22","unstructured":"Vera, X.: Cache and Compiler Interaction (how to analyze, optimize and time cache behaviour). PhD thesis, Malardalen University (Janaury 2003)"},{"key":"57_CR23","doi-asserted-by":"crossref","unstructured":"Wolf, M.E., Lam, M.S.: A Data Locality Optimizing Algorithm. In: Conf. on Programming Language Design and Implementation, Toronto, Canada (June 1991)","DOI":"10.1145\/113445.113449"},{"key":"57_CR24","doi-asserted-by":"crossref","unstructured":"Wolf, M.E., Maydan, D.E., Chen, D.-K.: Combining Loop Transformations Considering Caches and Scheduling. In: Int. Symposium on Microarchitecture, Paris, France (December 1996)","DOI":"10.1109\/MICRO.1996.566468"}],"container-title":["Lecture Notes in Computer Science","Advances in Informatics"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11573036_57.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T06:41:02Z","timestamp":1619505662000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11573036_57"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540296737","9783540320913"],"references-count":26,"URL":"https:\/\/doi.org\/10.1007\/11573036_57","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2005]]}}}