{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T15:34:15Z","timestamp":1725550455840},"publisher-location":"Berlin, Heidelberg","reference-count":32,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540296737"},{"type":"electronic","value":"9783540320913"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/11573036_59","type":"book-chapter","created":{"date-parts":[[2005,10,24]],"date-time":"2005-10-24T10:06:19Z","timestamp":1130148379000},"page":"622-632","source":"Crossref","is-referenced-by-count":0,"title":["Hardware Support for Multithreaded Execution of Loops with Limited Parallelism"],"prefix":"10.1007","author":[{"given":"Georgios","family":"Dimitriou","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Constantine","family":"Polychronopoulos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"unstructured":"Dimitriou, G., Polychronopoulos, C.: Loop Scheduling for Multithreaded Processors. In: IEEE Int. Conf. on Parallel Computing in Electrical Engineering, 2004, pp. 361\u2013366 (2004)","key":"59_CR1"},{"issue":"9","key":"59_CR2","doi-asserted-by":"publisher","first-page":"763","DOI":"10.1109\/TC.1980.1675676","volume":"29","author":"D.A. Padua","year":"1980","unstructured":"Padua, D.A., Kuck, D.J., Lawrie, D.H.: High-speed Multiprocessors and Compilation Techniques. IEEE Trans. on Computers C-29(9), 763\u2013776 (1980)","journal-title":"IEEE Trans. on Computers C"},{"unstructured":"Polychronopoulos, C.D.: a-Coral: A New Multithreaded Processor Architecture, its Compiler Support, and Simulation of a multi-a-Coral Parallel System, Project Proposal, CSRD, University of Illinois at Urbana-Champaign (1997)","key":"59_CR3"},{"unstructured":"Smith, B.J.: A Pipelined, Shared Resource MIMD Computer. In: Int. Conf. on Parallel Processing, pp. 6\u20138 (1978)","key":"59_CR4"},{"doi-asserted-by":"crossref","unstructured":"Agarwal, A., Kubiatowicz, J., Kranz, D., et al.: Sparcle: An Evolutionary Processor Design for Multiprocessors. In: Int. Symp. on Microarchitecture, pp. 48\u201361 (1993)","key":"59_CR5","DOI":"10.1109\/40.216748"},{"doi-asserted-by":"crossref","unstructured":"Laudon, J.P.: Architectural and Implementation Tradeoffs for Multiple-Context Processors, PhD dissertation, Stanford University (1994)","key":"59_CR6","DOI":"10.1007\/978-1-4615-2698-8_8"},{"doi-asserted-by":"crossref","unstructured":"Tullsen, D.M., Eggers, S.J., Levy, H.M.: Simultaneous Multithreading: Maximizing On-chip Parallelism. In: Int. Symp. on Computer Architecture, pp. 392\u2013403 (1995)","key":"59_CR7","DOI":"10.1145\/223982.224449"},{"doi-asserted-by":"crossref","unstructured":"Wallace, S., Calder, B., Tullsen, D.M.: Threaded Multiple Path Execution. In: Int. Symp. on Computer Architecture, pp. 238\u2013249 (1998)","key":"59_CR8","DOI":"10.1109\/ISCA.1998.694778"},{"doi-asserted-by":"crossref","unstructured":"Krishnan, V.S., Torrellas, J.: A Clustered Approach to Multithreaded Processors. In: Int. Parallel Processing Symp. (1998)","key":"59_CR9","DOI":"10.1109\/IPPS.1998.669992"},{"doi-asserted-by":"crossref","unstructured":"Sohi, G.S., Breach, S.E., Vijaykumar, T.N.: Multiscalar Processors. In: Int. Symp. on Computer Architecture, pp. 414\u2013425 (1995)","key":"59_CR10","DOI":"10.1145\/223982.224451"},{"doi-asserted-by":"crossref","unstructured":"Marcuello, P., Gonzalez, A., Tubella, J.: Speculative Multithreaded Processors. In: Int. Conf. on Supercomputing, pp. 77\u201384 (1998)","key":"59_CR11","DOI":"10.1145\/277830.277850"},{"unstructured":"Tsai, J., Yew, P.: The Superthreaded Archtecture: Thread Pipelining with Run-time Data Dependence Checking and Control Speculation. In: Conf. on Parallel Architectures and Compilation Techniques, pp. 35\u201346 (1996)","key":"59_CR12"},{"doi-asserted-by":"crossref","unstructured":"Akkary, H., Driscoll, M.A.: A Dynamic Multithreading Processor. In: Int. Symp. on Microarchitecture, pp. 226\u2013236 (1998)","key":"59_CR13","DOI":"10.1109\/MICRO.1998.742784"},{"key":"59_CR14","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4684-6894-6","volume-title":"Dependence Analysis for Supercomputing","author":"U. Banerjee","year":"1988","unstructured":"Banerjee, U.: Dependence Analysis for Supercomputing. Kluwer Academic Publishers, Boston (1988)"},{"issue":"12","key":"59_CR15","doi-asserted-by":"publisher","first-page":"1184","DOI":"10.1145\/7902.7904","volume":"29","author":"D.A. Padua","year":"1986","unstructured":"Padua, D.A., Wolfe, M.J.: Advanced Compiler Optimizations for Supercomputers. Communications of the ACM\u00a029(12), 1184\u20131201 (1986)","journal-title":"Communications of the ACM"},{"issue":"1","key":"59_CR16","doi-asserted-by":"publisher","first-page":"9","DOI":"10.1007\/BF01205181","volume":"7","author":"B.R. Rau","year":"1993","unstructured":"Rau, B.R., Fisher, J.A.: Instruction-level Parallel Processing: History, Overview and Perspectives. Journal of Supercomputing\u00a07(1), 9\u201350 (1993)","journal-title":"Journal of Supercomputing"},{"doi-asserted-by":"crossref","unstructured":"Rau, B.R., Glaeser, C.D.: Some Scheduling Techniques and an Easily Schedulable Horizontal Architecture for High-performance Scientific Computing. In: 14th Annual Microprogramming Workshop, pp. 183\u2013198 (1981)","key":"59_CR17","DOI":"10.1145\/1014192.802449"},{"key":"59_CR18","doi-asserted-by":"publisher","first-page":"229","DOI":"10.1007\/BF01205185","volume":"7","author":"W.W. Hwu","year":"1993","unstructured":"Hwu, W.W., Mahlke, S.A., Chen, W.Y., et al.: The Superblock: An Effective Technique for VLIW and Superscalar Compilation. Journal of Supercomputing\u00a07, 229\u2013248 (1993)","journal-title":"Journal of Supercomputing"},{"issue":"7","key":"59_CR19","doi-asserted-by":"publisher","first-page":"478","DOI":"10.1109\/TC.1981.1675827","volume":"30","author":"J.A. Fisher","year":"1981","unstructured":"Fisher, J.A.: Trace Scheduling: A Technique for Global Microcode Compaction. IEEE Trans. on Computers, C-30(7), 478\u2013490 (1981)","journal-title":"IEEE Trans. on Computers, C"},{"unstructured":"Lavery, D.M.: Modulo Scheduling for Control-intensive General-purpose Programs, PhD dissertation, University of Illinois at Urbana-Champaign (1997)","key":"59_CR20"},{"unstructured":"Bringmann, R.A.: Enhancing Instruction-level Parallelism through Compiler-controlled Speculation, PhD dissertation, University of Illinois at Urbana-Champaign (1995)","key":"59_CR21"},{"unstructured":"Dubey, P.K., O\u2019Brien, K., O\u2019Brien, K.M., Barton, C.: Single-program Speculative Multithreading (SPSM) Architecture: Compiler-assisted Fine-grained Multithreading, Res. Rep. RC 19928. IBM T. J. Watson Research Center (1995)","key":"59_CR22"},{"doi-asserted-by":"crossref","unstructured":"Prvulovic, M., Garzaran, M.J., Rauchwerger, L., Torrellas, J.: Removing Architectural Bottlenecks to the Scalability of Speculative Parallelization. In: Int. Symp. on Computer Architecture, pp. 204\u2013215 (2001)","key":"59_CR23","DOI":"10.1145\/379240.379264"},{"doi-asserted-by":"crossref","unstructured":"Zhai, A., Colohan, C.B., Steffan, J.G., Mowry, T.C.: Compiler Optimization of Scalar Value Communication between Speculative Threads. In: Int. Conf. on Arch. Support for Programming Languages and Operating Systems, pp. 171\u2013183 (2002)","key":"59_CR24","DOI":"10.1145\/605397.605416"},{"unstructured":"Dimitriou, G.: Loop Scheduling for Multithreaded Processors, PhD dissertation, University of Illinois at Urbana-Champaign (2000)","key":"59_CR25"},{"unstructured":"Girkar, M.B.: Functional Parallelism: Theoretical Foundations and Implementations, PhD dissertation, University of Illinois at Urbana-Champaign (1992)","key":"59_CR26"},{"issue":"4","key":"59_CR27","doi-asserted-by":"publisher","first-page":"598","DOI":"10.1145\/69558.69562","volume":"11","author":"Arvind","year":"1989","unstructured":"Arvind, Nikhil, R.S., Pingali, K.K.: I-structures: Data Structures for Parallel Computing. ACM Trans. on Programming Language and Systems\u00a011(4), 598\u2013632 (1989)","journal-title":"ACM Trans. on Programming Language and Systems"},{"key":"59_CR28","doi-asserted-by":"publisher","first-page":"289","DOI":"10.1016\/0743-7315(90)90031-J","volume":"10","author":"D.E. Culler","year":"1990","unstructured":"Culler, D.E., Papadopoulos, G.M.: The Explicit Token Store. Journal of Parallel and Distributed Computing\u00a010, 289\u2013308 (1990)","journal-title":"Journal of Parallel and Distributed Computing"},{"key":"59_CR29","doi-asserted-by":"crossref","first-page":"139","DOI":"10.1007\/978-1-4615-2698-8_7","volume-title":"Multithreaded Computer Architecture: A Summary of the State of the Art","author":"D. Kranz","year":"1994","unstructured":"Kranz, D., Lim, B., Agarwal, A., Yeung, D.: Low-cost Support for Fine-grained Synchronization in Multiprocessors. In: Iannucci, R.A., Gao, G.R., Halstead Jr., R.H., Smith, B. (eds.) Multithreaded Computer Architecture: A Summary of the State of the Art, pp. 139\u2013166. Kluwer Academic Publishers, Boston (1994)"},{"doi-asserted-by":"crossref","unstructured":"Kung, H.T.: Deadlock Avoidance for Systolic Communication. In: Int. Symp. on Computer Architecture, pp. 252\u2013260 (1988)","key":"59_CR30","DOI":"10.1109\/ISCA.1988.5235"},{"doi-asserted-by":"crossref","unstructured":"Borkar, S., Cohn, R., Cox, G., et al.: Supporting Systolic and Memory Communication in iWarp. In: Int. Symp. on Computer Architecture, pp. 70\u201381 (1990)","key":"59_CR31","DOI":"10.1145\/325096.325116"},{"unstructured":"Moura, C.: SuperDLX \u2013 A Generic Superscalar Simulator, ACAPS Tech. Memo 64, School of Computer Science, McGill University (1993)","key":"59_CR32"}],"container-title":["Lecture Notes in Computer Science","Advances in Informatics"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11573036_59.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,17]],"date-time":"2020-11-17T19:56:08Z","timestamp":1605642968000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11573036_59"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540296737","9783540320913"],"references-count":32,"URL":"https:\/\/doi.org\/10.1007\/11573036_59","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2005]]}}}