{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T15:37:06Z","timestamp":1725550626529},"publisher-location":"Berlin, Heidelberg","reference-count":14,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540296393"},{"type":"electronic","value":"9783540321071"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/11573937_4","type":"book-chapter","created":{"date-parts":[[2005,10,15]],"date-time":"2005-10-15T11:19:03Z","timestamp":1129375143000},"page":"13-22","source":"Crossref","is-referenced-by-count":1,"title":["A Fetch Policy Maximizing Throughput and Fairness for Two-Context SMT Processors"],"prefix":"10.1007","author":[{"given":"Caixia","family":"Sun","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hongwei","family":"Tang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Minxuan","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"4_CR1","doi-asserted-by":"crossref","unstructured":"Tullsen, D., Eggers, S., Levy, H.: Simultaneous multithreading: Maximizing on-chip parallelism. In: Proc. ISCA-22 (1995)","DOI":"10.1145\/223982.224449"},{"key":"4_CR2","doi-asserted-by":"crossref","unstructured":"Tullsen, D., Eggers, S., et al.: Exploiting choice: Instruction fetch and issue on an implementable simultaneous multithreading processor. In: Proc. ISCA-23 (1996)","DOI":"10.1145\/232973.232993"},{"issue":"5","key":"4_CR3","doi-asserted-by":"publisher","first-page":"12","DOI":"10.1109\/40.621209","volume":"17","author":"S.J. Eggers","year":"1997","unstructured":"Eggers, S.J., Emer, J.S., et al.: Simultaneous Multithreading: a Platform for next-generation processors. IEEE Micro\u00a017(5), 12\u201319 (1997)","journal-title":"IEEE Micro"},{"key":"4_CR4","unstructured":"Tullsen, D., Brown, J.: Handling long-latency loads in a simultaneous multithreaded processor. In: Proc. MICRO-34 (2001)"},{"key":"4_CR5","doi-asserted-by":"crossref","unstructured":"El-Moursy, A., Albonesi, D.: Front-end policies for improved issue efficiency in SMT processors. In: Proc. HPCA-9 (2003)","DOI":"10.1109\/HPCA.2003.1183522"},{"key":"4_CR6","unstructured":"F. J. Cazorla, A. Ramirez, et al.: DCache Warn: an I-Fetch policy to increase SMT efficiency. In Proc. IPDPS-18(2004)"},{"key":"4_CR7","doi-asserted-by":"crossref","unstructured":"Koufaty, D., Marr, D.T.: Hyperthreading technology in the Netburst microarchitecture. IEEE Micro (2003)","DOI":"10.1109\/MM.2003.1196115"},{"key":"4_CR8","doi-asserted-by":"crossref","unstructured":"Kalla, R., Sinharoy, B., Tendler, J.: IBM POWER5 chip: a dual-core multithreaded processor. IEEE Micro (2004)","DOI":"10.1109\/MM.2004.1289290"},{"key":"4_CR9","doi-asserted-by":"crossref","unstructured":"Yoaz, A., Erez, M., et al.: Speculation techniques for improving load related instruction scheduling. In: Proc. ISCA-26 (1999)","DOI":"10.1109\/ISCA.1999.765938"},{"key":"4_CR10","doi-asserted-by":"crossref","unstructured":"Cazorla, F.J., Ramirez, A., et al.: Dynamically controlled resource allocation in SMT processors. In: Proc. MICRO-37 (2004)","DOI":"10.1109\/MICRO.2004.17"},{"key":"4_CR11","doi-asserted-by":"crossref","unstructured":"Cazorla, F.J., et al.: Implicit vs. explicit resource allocation in SMT processors. In: Proceedings of the Euromicro Symposium on Digital System Design (2004)","DOI":"10.1109\/DSD.2004.1333257"},{"key":"4_CR12","unstructured":"The standard performance evaluation corporation, WWW cite, \n                    \n                      http:\/\/www.specbench.org"},{"key":"4_CR13","doi-asserted-by":"crossref","unstructured":"Sherwood, T., Perelman, E., Calder, B.: Basic block distribution analysis to find periodic behavior and simulation points in applications. In: Proceedings of the International Conference on Parallel Architectures and Compilation Techniques (2001)","DOI":"10.1109\/PACT.2001.953283"},{"key":"4_CR14","unstructured":"Tullsen, D.: Simulation and modeling of a simultaneous multithreading processor. In: Proceedings of 22nd Annual Computer Measurement Group Conference (1996)"}],"container-title":["Lecture Notes in Computer Science","Advanced Parallel Processing Technologies"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11573937_4.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T06:41:57Z","timestamp":1619505717000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11573937_4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540296393","9783540321071"],"references-count":14,"URL":"https:\/\/doi.org\/10.1007\/11573937_4","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2005]]}}}