{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T15:37:08Z","timestamp":1725550628475},"publisher-location":"Berlin, Heidelberg","reference-count":14,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540296393"},{"type":"electronic","value":"9783540321071"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/11573937_8","type":"book-chapter","created":{"date-parts":[[2005,10,15]],"date-time":"2005-10-15T11:19:03Z","timestamp":1129375143000},"page":"52-60","source":"Crossref","is-referenced-by-count":1,"title":["Energy Efficient United L2 Cache Design with Instruction\/Data Filter Scheme"],"prefix":"10.1007","author":[{"given":"Zhiqiang","family":"Ma","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhenzhou","family":"Ji","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mingzeng","family":"Hu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yi","family":"Ji","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"8_CR1","unstructured":"Edmondson, J.F., et al.: Internal Organization of the Alpha 21164, A 300-MHz 64-bit Quad-issue CMOS RISC Microprocessor. Digital Tech. J.\u00a07 (1995)"},{"key":"8_CR2","unstructured":"Montenaro, J., et al.: A 160MHz 32b 0.5W CMOS RISC Microprocessor. In: Int. Solid-State Circuits Conf. (1996)"},{"key":"8_CR3","unstructured":"Su, C.L., Despain, A.M.: Cache Design for Energy Efficiency. In: Proc. 28th Int. System Sciences Conf. (1995)"},{"key":"8_CR4","doi-asserted-by":"crossref","unstructured":"Ghose, K., Kamble, M.B.: Reducing Power in Superscalar Processor Caches Using Subbanking, Multiple Line Buffers and Bit-line Segmentation. In: Proc. Int. Low Power Electronics and Design Symp. (1999)","DOI":"10.1145\/313817.313860"},{"key":"8_CR5","doi-asserted-by":"crossref","unstructured":"Kin, J., Gupta, M., Mangione-Smith, W.H.: The Filter Cache: An Energy Efficient Memory Structure. In: Proc. 30th Int. Microarchitecture Symp., pp. 184\u2013193 (1997)","DOI":"10.1109\/MICRO.1997.645809"},{"key":"8_CR6","doi-asserted-by":"crossref","unstructured":"Ranganathan, P., Adve, S., Jouppi, N.: Reconfigurable CACHEs and their Application to Media Processing. In: International Symposium on Computer Architecture (IACA), pp. 214\u2013224 (2000)","DOI":"10.1145\/339647.339685"},{"key":"8_CR7","doi-asserted-by":"crossref","unstructured":"Albonesi, D.H.: Selective CACHE Ways: On Demand CACHE Resource Allocation. In: IEEE\/ACM International Symposium on Microarchitecture (MICRO-32), pp. 248\u2013259 (1999)","DOI":"10.1109\/MICRO.1999.809463"},{"key":"8_CR8","unstructured":"Yang, J., Gupta, R.: Energy Efficient Frequent Value Data Cache Design. In: Int. Symp. on Microarchitecture (2002)"},{"key":"8_CR9","unstructured":"Zhang, C., Yang, J., Vahid, F.: Low Static-Power Frequent-Value Data Caches. In: Design, Automation and Test in Europe Conference (DATE 2004), Paris, France, pp. 214\u2013219 (2004)"},{"key":"8_CR10","doi-asserted-by":"crossref","unstructured":"Villa, L., Zhang, M., Asanovic, K.: Dynamic Zero Compression for Cache Energy Reduction. In: IEEE\/ACM International Symposium on Microarchitecture (MICRO-33), pp. 214\u2013220 (2000)","DOI":"10.1145\/360128.360150"},{"key":"8_CR11","doi-asserted-by":"crossref","unstructured":"Inoue, K., Ishihara, T., Murakami, K.: Way-predicting Set-associative Cache for High Performance and Low Energy Consumption. In: Proc. Int. Low Power Electronics and Design Symp., pp. 273\u2013275 (1999)","DOI":"10.1145\/313817.313948"},{"key":"8_CR12","unstructured":"Chang, Y.J., Lai, F., Ruan, S.J.: An Efficient Two-level Filter Scheme for Low Power Cache. In: IEEE\/ACM 11th Int. Logic and Synthesis Workshop, New Orleans, LA (2002)"},{"key":"8_CR13","doi-asserted-by":"crossref","unstructured":"Burge, D., Austin, T.: The Simplescalar Tool Set, Version 2.0. Technical Report CS-TR-97-1342, Univ. of Wisconsin, Madison (1997)","DOI":"10.1145\/268806.268810"},{"key":"8_CR14","unstructured":"Shivakumar, P., Jouppi, N.: CACTI 3.0: An Integrated Cache Timing, Power, and Area Model. COMPAQ Western Research Lab (2001)"}],"container-title":["Lecture Notes in Computer Science","Advanced Parallel Processing Technologies"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11573937_8.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,17]],"date-time":"2020-11-17T19:56:51Z","timestamp":1605643011000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11573937_8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540296393","9783540321071"],"references-count":14,"URL":"https:\/\/doi.org\/10.1007\/11573937_8","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2005]]}}}