{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T15:36:49Z","timestamp":1725550609704},"publisher-location":"Berlin, Heidelberg","reference-count":14,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540296393"},{"type":"electronic","value":"9783540321071"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/11573937_9","type":"book-chapter","created":{"date-parts":[[2005,10,15]],"date-time":"2005-10-15T07:19:03Z","timestamp":1129360743000},"page":"61-70","source":"Crossref","is-referenced-by-count":0,"title":["Improving Latency Tolerance of Network Processors Through Simultaneous Multithreading"],"prefix":"10.1007","author":[{"given":"Bo","family":"Liang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hong","family":"An","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fang","family":"Lu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rui","family":"Guo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"9_CR1","unstructured":"Intel Corporation: Intel IXP2400 Network Processor Family Hardware Reference Manual (June 2001)"},{"key":"9_CR2","unstructured":"IBM Corporation: The Network Processor: Enabling Technology for High-Performance Networking. IBM Microelectronics (1999)"},{"key":"9_CR3","unstructured":"C-Port Corporation: C-5 Digital Communications Processor (1999), http:\/\/www.cportcorp.com\/solutions\/docs\/c5brief.pdf"},{"key":"9_CR4","doi-asserted-by":"crossref","unstructured":"Wolf, T., Franklin, M.: CommBench - A Telecommunications Benchmark for Network Processors. In: International Symposium on Performance Analysis of Systems and Software (April 2000)","DOI":"10.1109\/ISPASS.2000.842295"},{"key":"9_CR5","doi-asserted-by":"crossref","unstructured":"Memik, G., Mangione-smith, W., Hu, W.: NetBench: A Benchmarking Suite for Network Processors. In: 2001 IEEE\/ACM International Conference on Computer-Aided Design (2001)","DOI":"10.1109\/ICCAD.2001.968595"},{"key":"9_CR6","doi-asserted-by":"crossref","unstructured":"Lee, B.K.: NpBench: A Benchmark Suite for Control plane and Data plane Applications for Network Processors. In: IEEE International Conference on Computer Design (October 2003)","DOI":"10.1109\/ICCD.2003.1240899"},{"key":"9_CR7","unstructured":"Gon\u00e7alves, R., Ayguad\u00e9, E., Valero, M., Navaux, P.: A Simulator for SMT Architectures: Evaluating Instruction Cache Topologies. In: SBAC-PAD, Brazil, pp. 2169\u20132161 (2000)"},{"key":"9_CR8","unstructured":"Simplescalar Simulator, from, http:\/\/www.simplerscalar.com"},{"key":"9_CR9","unstructured":"Chiueh, T.-C., Pradhan, P.: Cache Memory Design for Network Processors. In: Proceeding of the 6th International Symposium. on High Performance Computer Architecture, Tolouse, France (January 2000)"},{"key":"9_CR10","doi-asserted-by":"crossref","unstructured":"Sherwood, T., Varghese, G., Calder, B.: A Pipelined Memory Architecture for High Throughput Network Processors. In: Proceedings of the 30th Annual, ISCA 2003 (2003)","DOI":"10.1145\/859618.859652"},{"key":"9_CR11","doi-asserted-by":"crossref","unstructured":"Hasan, J., Chandra1, S., Vijaykumar, T.N.: Efficient Use of Memory Bandwidth to Improve Network Processor Throughput. In: Proceedings of the 30th Annual, ISCA 2003 (2003)","DOI":"10.1145\/859618.859653"},{"key":"9_CR12","doi-asserted-by":"crossref","unstructured":"Parcerisa, J.-M., Gonzalez, A.: Improving Latency Tolerance of Multithreading through Decoupling. IEEE Transactions on Computers\u00a050(10) (October 2001)","DOI":"10.1109\/12.956093"},{"key":"9_CR13","doi-asserted-by":"crossref","unstructured":"Hily, S., Seznec, A.: Branch Prediction and Simultaneous Multithreading. In: proceeding of International Conference on Parallel Architecture and Compilation Techniques (1996)","DOI":"10.1109\/PACT.1996.552664"},{"key":"9_CR14","unstructured":"Ramsay, M., Feucht, C., Lipasti, M.H.: Exploring Efficient SMT Branch Predictor Design. In: Workshop on Complexity-Effective Design, in conjunction with ISCA (June 2003)"}],"container-title":["Lecture Notes in Computer Science","Advanced Parallel Processing Technologies"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11573937_9.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,17]],"date-time":"2020-11-17T14:56:52Z","timestamp":1605625012000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11573937_9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540296393","9783540321071"],"references-count":14,"URL":"https:\/\/doi.org\/10.1007\/11573937_9","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2005]]}}}