{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,7]],"date-time":"2025-01-07T05:28:58Z","timestamp":1736227738554,"version":"3.32.0"},"publisher-location":"Berlin, Heidelberg","reference-count":26,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540297901"},{"type":"electronic","value":"9783540314851"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/11574859_1","type":"book-chapter","created":{"date-parts":[[2005,12,23]],"date-time":"2005-12-23T04:42:12Z","timestamp":1135312932000},"page":"1-14","source":"Crossref","is-referenced-by-count":1,"title":["An Optimized Front-End Physical Register File with Banking and Writeback Filtering"],"prefix":"10.1007","author":[{"given":"Miquel","family":"Peric\u00e0s","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ruben","family":"Gonzalez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Adrian","family":"Cristal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alex","family":"Veidenbaum","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mateo","family":"Valero","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"1_CR1","doi-asserted-by":"publisher","first-page":"28","DOI":"10.1109\/40.491460","volume":"16","author":"K.C. Yeager","year":"1996","unstructured":"Yeager, K.C.: The MIPS R10000 superscalar microprocessor. IEEE MICRO\u00a016, 28\u201341 (1996)","journal-title":"IEEE MICRO"},{"key":"1_CR2","unstructured":"Gonzalez, R., Cristal, A., Peric\u00e0s, M., Veidenbaum, A., Valero, M.: Scalable distributed register file. In: Proc. of the 4th Workshop on Complexity-Effective Design, WCED (2004)"},{"key":"1_CR3","doi-asserted-by":"crossref","unstructured":"Levitan, D., Thomas, T., Tu, P.: The PowerPC 620 microprocessor: A high performance superscalar RISC microprocessor. In: Proc. of COMPCON 1995, pp. 285\u2013291 (1995)","DOI":"10.1109\/CMPCON.1995.512398"},{"key":"1_CR4","doi-asserted-by":"crossref","unstructured":"Zyuban, V., Kogge, P.: The energy complexity of register files. In: Intl. Symp. on Low Energy Electronics and Design, pp. 305\u2013310 (1998)","DOI":"10.1145\/280756.280943"},{"key":"1_CR5","doi-asserted-by":"crossref","unstructured":"Seznec, A., Toullec, E., Rochecouste, O.: Register write specialization register read specialization: a path to complexity-effective wide-issue superscalar processors. In: Proc. of the 35th Intl. Symp. on Microarchitecture, pp. 383\u2013394 (2002)","DOI":"10.1109\/MICRO.2002.1176265"},{"key":"1_CR6","doi-asserted-by":"crossref","unstructured":"Park, I., Powell, M.D., Vijaykumar, T.: Reducing register ports for higher speed and lower energy. In: Proc. of the 35th Annual Intl. Symposium on Microarchitecture (2002)","DOI":"10.1109\/MICRO.2002.1176248"},{"key":"1_CR7","doi-asserted-by":"crossref","unstructured":"Kim, N.S., Mudge, T.: Reducing register ports using delayed write-back queues and operand pre-fetch. In: Proc. of the 17th ACM Intl. Conf. on Supercomputing (2003)","DOI":"10.1145\/782814.782839"},{"key":"1_CR8","doi-asserted-by":"crossref","unstructured":"Gonzalez, R., Cristal, A., Ortega, D., Veidenbaum, A., Valero, M.: A content aware integer register file organisation. In: Proc. of the 31th Intl. Symp. on Computer Architecture (2004)","DOI":"10.1145\/1028176.1006727"},{"key":"1_CR9","doi-asserted-by":"crossref","unstructured":"Cruz, J., Gonz\u00e1lez, A., Valero, M., Topham, N.: Multiple-banked register file architecture. In: Proc. of the 27th Intl. Symp. on Computer Architecture, pp. 316\u2013325 (2000)","DOI":"10.1145\/339647.339708"},{"key":"1_CR10","doi-asserted-by":"crossref","unstructured":"Balasubramonian, R., Dwarkas, S., Albonesi, D.: Reducing the complexity of the register file in dynamic superscalar processors. In: Proc of the 34th Intl. Symp. on Microarchitecture (2001)","DOI":"10.1109\/MICRO.2001.991122"},{"key":"1_CR11","doi-asserted-by":"crossref","unstructured":"Zalamea, J., Llosa, J., Ayguad\u00e8, E., Valero, M.: Two-level hierarchical register file organization for VLIW processors. In: Proc. of the 33th Intl. Symp. on Microarchitecture (MICRO-33), pp. 137\u2013146 (2000)","DOI":"10.1145\/360128.360143"},{"key":"1_CR12","doi-asserted-by":"crossref","unstructured":"Palacharla, S., Jouppi, N., Smith, J.: Complexity-effective superscalar processors. In: Proc. of the 24th Intl. Symp. on Computer Architecture (1997)","DOI":"10.1145\/264107.264201"},{"key":"1_CR13","doi-asserted-by":"crossref","unstructured":"Moudgill, M., Pingali, K., Vassiliadis, S.: Register renaming and dynamic speculation: an alternative approach. In: Proc. of the 26th. Intl. Symp. on Microarchitecture, pp. 202\u2013213 (1993)","DOI":"10.1109\/MICRO.1993.282756"},{"key":"1_CR14","doi-asserted-by":"crossref","unstructured":"Balasubramonian, R., Dwarkadas, S., Albonesi, D.: Dynamically allocating processor resources between nearby and distant ilp. In: Proc. of the 28th Intl. Symp. on Computer Architecture, pp. 26\u201337 (2001)","DOI":"10.1145\/379240.379249"},{"key":"1_CR15","doi-asserted-by":"crossref","unstructured":"Martinez, J., Renau, J., Huang, M., Prvulovic, M., Torrellas, J.: Cherry: Checkpointed early resource recycling in out-of-order microprocessors. In: Proc. of the 35th Intl. Symp. on Microarchitecture, pp. 3\u201314 (2002)","DOI":"10.1109\/MICRO.2002.1176234"},{"key":"1_CR16","doi-asserted-by":"crossref","unstructured":"Gonz\u00e1lez, A., Gonz\u00e1lez, J., Valero, M.: Virtual-physical registers. In: Proc. of the 4th Intl. Symp. on High-Performance Computer Architecture (1998)","DOI":"10.1109\/HPCA.1998.650557"},{"key":"1_CR17","doi-asserted-by":"crossref","unstructured":"Lipasti, M.H., Mestan, B., Gunadi, E.: Physical register inlining. In: Proc. of the 31th Intl. Symp. on Computer Architecture (2004)","DOI":"10.1109\/ISCA.2004.1310785"},{"key":"1_CR18","doi-asserted-by":"crossref","unstructured":"Balakrishnan, S., Sohi, G.: Exploiting value locality in physical register files. In: Proc. of the 36th Intl. Symp. on Microarchitecture (2003)","DOI":"10.1109\/MICRO.2003.1253201"},{"key":"1_CR19","doi-asserted-by":"crossref","unstructured":"Smith, J.E., Pleszkun, A.R.: Implementation of precise interrupts in pipelined proccessors. In: Proc. of the 12th Intl. Symp. on Computer Architecture, pp. 34\u201344 (1985)","DOI":"10.1145\/327070.327125"},{"key":"1_CR20","doi-asserted-by":"publisher","first-page":"66","DOI":"10.1109\/MM.2003.1196116","volume":"23","author":"C. Keltcher","year":"2003","unstructured":"Keltcher, C., McGrath, K., Ahmed, A., Conway, P.: The amd opteron processor for multiprocessor servers. IEEE MICRO\u00a023, 66\u201376 (2003)","journal-title":"IEEE MICRO"},{"key":"1_CR21","doi-asserted-by":"crossref","unstructured":"Tseng, J., Asanovic, K.: Banked multiported register files for high-frequency superscalar microprocessors. In: Proc. of the 30th Annual Intl. Symp. on Computer Architecture (2003)","DOI":"10.1145\/859618.859627"},{"key":"1_CR22","unstructured":"Ponomarev, D., Kucuk, G., Ergin, O., Ghose, K.: Reducing datapath energy through the isolation of short-leved operands. In: Proc. of the 12th Intl. Conf on Parallel Architectures and Compiler Techniques (2003)"},{"key":"1_CR23","doi-asserted-by":"crossref","unstructured":"Sami, M., Sciuto, D., Silvano, C., Zaccaria, V., Zafalon, R.: Exploiting data forwarding to reduce the power budget of vliw embedded processors. In: Proc. of the Conference on Design, automation and test in Europe, pp. 252\u2013257 (2001)","DOI":"10.1109\/DATE.2001.915034"},{"key":"1_CR24","doi-asserted-by":"crossref","unstructured":"Rixner, S., Dally, W.J., Khailany, B., Mattson, P.R., Kapasi, U.J., Owens, J.D.: Register organization for media processing. In: Proc. of the 6th Intl. Symp. on High Performance Computer Architecture, pp. 375\u2013386 (2000)","DOI":"10.1109\/HPCA.2000.824366"},{"key":"1_CR25","doi-asserted-by":"crossref","unstructured":"Tendler, J., Dodson, S., Fields, S., Le, H., B, Sinharoy.: Power4 system microarchitecture. IBM Journal of Research and Development\u00a046 (2002)","DOI":"10.1147\/rd.461.0005"},{"key":"1_CR26","unstructured":"Cristal, A., Valero, M., Gonzalez, A., LLosa, J.: Large virtual ROBs by processor checkpointing. Technical report, Technical Report number UPC-DAC-2002-39 (2002)"}],"container-title":["Lecture Notes in Computer Science","Power-Aware Computer Systems"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11574859_1.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,6]],"date-time":"2025-01-06T19:24:59Z","timestamp":1736191499000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11574859_1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540297901","9783540314851"],"references-count":26,"URL":"https:\/\/doi.org\/10.1007\/11574859_1","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2005]]}}}