{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T11:32:25Z","timestamp":1742383945968},"publisher-location":"Berlin, Heidelberg","reference-count":29,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540297901"},{"type":"electronic","value":"9783540314851"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/11574859_2","type":"book-chapter","created":{"date-parts":[[2005,12,22]],"date-time":"2005-12-22T23:42:12Z","timestamp":1135294932000},"page":"15-29","source":"Crossref","is-referenced-by-count":3,"title":["Reducing Delay and Power Consumption of the Wakeup Logic Through Instruction Packing and Tag Memoization"],"prefix":"10.1007","author":[{"given":"Joseph","family":"Sharkey","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dmitry","family":"Ponomarev","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kanad","family":"Ghose","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Oguz","family":"Ergin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"2_CR1","doi-asserted-by":"crossref","unstructured":"Palacharla, S., et al.: Complexity-Effective Superscalar Processors. In: The Proc. of the Int\u2019l Symp. on Computer Architecture (1997)","DOI":"10.1145\/264107.264201"},{"key":"2_CR2","doi-asserted-by":"crossref","unstructured":"Stark, J., et al.: On Pipelining Dynamic Instruction Scheduling Logic. In: The Proc. of the Int\u2019l Symp. on Microarchitecture (2000)","DOI":"10.1145\/360128.360136"},{"key":"2_CR3","doi-asserted-by":"crossref","unstructured":"Burger, D. and Austin, T. M., The SimpleScalar tool set: Version 2.0, Tech. Report, Dept. of CS, Univ. of Wisconsin-Madison, and documentation for all Simplescalar releases (June 1997)","DOI":"10.1145\/268806.268810"},{"key":"2_CR4","doi-asserted-by":"crossref","unstructured":"Ernst, D., Austin, T.: Efficient Dynamic Scheduling Through Tag Elimination. In: The Proc. of the Int\u2019l Symp. on Computer Architecture (2002)","DOI":"10.1109\/ISCA.2002.1003560"},{"key":"2_CR5","doi-asserted-by":"crossref","unstructured":"Brekelbaum, E., et al.: Hierarchical Scheduling Windows. In: The Proc. of the Int\u2019l Symp. on Microarchitecture (2002)","DOI":"10.1109\/MICRO.2002.1176236"},{"key":"2_CR6","doi-asserted-by":"crossref","unstructured":"Lebeck, A., et al.: A Large, \u201cFast Instruction Window for Tolerating Cache Misses\u201d. In: The Proc. of the Int\u2019l Symp. on Computer Architecture (2002)","DOI":"10.1145\/545214.545223"},{"key":"2_CR7","doi-asserted-by":"crossref","unstructured":"Brown, M., Stark, J., Patt, Y.: Select-Free Instruction Scheduling Logic. In: The Proc. of the Int\u2019l Symp. on Microarchitecture (2001)","DOI":"10.1109\/MICRO.2001.991119"},{"key":"2_CR8","unstructured":"Kim, I., Lipasti, M.: Macro-Op Scheduling: Relaxing Scheduling Loop Constraints. In: The Proc. of the Int\u2019l Symp. on Microarchitecture (2003)"},{"key":"2_CR9","doi-asserted-by":"crossref","unstructured":"Cristal, A., et al.: Out-of-Order Commit Processors. In: The Proc. of the Int\u2019l Symp. on High Performance Computer Architecture (2004)","DOI":"10.1109\/HPCA.2004.10008"},{"key":"2_CR10","doi-asserted-by":"crossref","unstructured":"Ernst, D., Hamel, A., Austin, T.: Cyclone: a Broadcast-free Dynamic Instruction Scheduler with Selective Replay. In: The Proc. of the Int\u2019l Symp. on Computer Architecture (2003)","DOI":"10.1145\/859618.859647"},{"key":"2_CR11","doi-asserted-by":"crossref","unstructured":"Hu, J., Vijaykrishnan, N., Irwin, M.: Exploring Wakeup-Free Instruction Scheduling. In: The Proc. of the Int\u2019l Symp. on High Performance Computer Architecture (2004)","DOI":"10.1109\/HPCA.2004.10014"},{"key":"2_CR12","doi-asserted-by":"crossref","unstructured":"Canal, R., Gonzalez, A.: A Low-Complexity Issue Logic. In: The Proc. of the Int\u2019l Conference on Supercomputing (2000)","DOI":"10.1145\/335231.335263"},{"key":"2_CR13","doi-asserted-by":"crossref","unstructured":"Canal, R., Gonzalez, A.: Reducing the Complexity of the Issue Logic. In: The Proc. of the Int\u2019l Conference on Supercomputing (2001)","DOI":"10.1145\/377792.377854"},{"key":"2_CR14","doi-asserted-by":"crossref","unstructured":"Raasch, S., Binkert, N., Reinhardt, S.: A Scalable Instruction Queue Design Using Dependence Chains. In: The Proc. of the Int\u2019l Symp. on Computer Architecture (2002)","DOI":"10.1109\/ISCA.2002.1003589"},{"key":"2_CR15","doi-asserted-by":"crossref","unstructured":"Abella, J., Gonzalez, A.: Low-Complexity Distributed Issue Queue. In: The Proc. of the Int\u2019l Symp. on High Performance Computer Architecture (2004)","DOI":"10.1109\/HPCA.2004.10013"},{"key":"2_CR16","doi-asserted-by":"crossref","unstructured":"Michaud, P., et al.: Data-Flow Prescheduling for Large Instruction Windows in Out-of-Order Processors. In: The Proc. of the Int\u2019l Symp. on High Performance Computer Architecture (2001)","DOI":"10.1109\/HPCA.2001.903249"},{"key":"2_CR17","doi-asserted-by":"crossref","unstructured":"Ehrhart, T., Patel, S.: Reducing the Scheduling Critical Cycle using Wakeup Prediction. In: The Proc. of the Int\u2019l Symp. on High Performance Computer Architecture (2004)","DOI":"10.1109\/HPCA.2004.10016"},{"key":"2_CR18","doi-asserted-by":"crossref","unstructured":"Liu, Y., et al.: Scaling the Issue Window with Look-Ahead Latency Prediction. In: The Proc. of the Int\u2019l Conference on Supercomputing (2004)","DOI":"10.1145\/1006209.1006240"},{"key":"2_CR19","doi-asserted-by":"crossref","unstructured":"Chishti, Z., Vijaykumar, T.: Wire Delay Is Not a Problem for SMT. In: The Proc. of the Int\u2019l Symp. on Computer Architecture (2004)","DOI":"10.1145\/1028176.1006706"},{"key":"2_CR20","doi-asserted-by":"crossref","unstructured":"Srinivasan, S., et al.: Continual Flow Pipelines. In: The Proc. of the Int\u2019l Conference on Architectural Support for Programming Languages and Operating Systems (2004)","DOI":"10.1145\/1024393.1024407"},{"key":"2_CR21","unstructured":"Bracy, A., et al.: Dataflow Mini-Graphs: Amplifying Superscalar Capacity and Bandwidth. In: The Proc. of the Int\u2019l Symp. on Microarchitecture (2004)"},{"key":"2_CR22","doi-asserted-by":"crossref","unstructured":"Buyuktosunoglu, A., et al.: A Circuit-Level Implementation of an Adaptive Issue Queue for Power-Aware Microprocessors. In: GLSVLSI (2001)","DOI":"10.1145\/368122.368807"},{"key":"2_CR23","doi-asserted-by":"crossref","unstructured":"Folegnani, D., Gonzalez, A.: Energy-Effective Issue Logic. In: The Proc. of the Int\u2019l Symp. on Computer Architecture (2001)","DOI":"10.1145\/379240.379266"},{"key":"2_CR24","doi-asserted-by":"crossref","unstructured":"Ponomarev, D., Kucuk, G., Ghose, K.: Reducing Power Requirements of Instruction Scheduling Through Dynamic Allocation of Multiple Datapath Resources. In: The Proc. of the Int\u2019l Symp. on Microarchitecture (2001)","DOI":"10.1109\/MICRO.2001.991108"},{"key":"2_CR25","doi-asserted-by":"crossref","unstructured":"Buyuktosunoglu, A., et al.: Energy-Efficient Co-adaptive Instruction Fetch and Issue. In: The Proc. of the Int\u2019l Symp. on Computer Architecture (2003)","DOI":"10.1145\/859618.859636"},{"key":"2_CR26","doi-asserted-by":"crossref","unstructured":"Ponomarev, D., et al.: Energy-Efficient Issue Queue Design. IEEE Transactions on VLSI Systems (November 2003)","DOI":"10.1109\/TVLSI.2003.814321"},{"key":"2_CR27","doi-asserted-by":"crossref","unstructured":"Ponomarev, D., et al.: Energy-Efficient Comparators for Superscalar Datapaths. IEEE Transactions on Computers (July 2004)","DOI":"10.1109\/TC.2004.29"},{"key":"2_CR28","doi-asserted-by":"crossref","unstructured":"Kim, I., Lipasti, M.: Half-Price Architecture. In: The Proc. of the Int\u2019l Symp. on Computer Architecture (2003)","DOI":"10.1145\/859618.859623"},{"key":"2_CR29","doi-asserted-by":"crossref","unstructured":"Huang, M., et al.: Energy-Efficient Hybrid Wakeup Logic. In: The Proc. of the Int\u2019l Symp. on Low-Power Electronics and Design (2002)","DOI":"10.1109\/LPE.2002.146736"}],"container-title":["Lecture Notes in Computer Science","Power-Aware Computer Systems"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11574859_2.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T02:42:21Z","timestamp":1619491341000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11574859_2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540297901","9783540314851"],"references-count":29,"URL":"https:\/\/doi.org\/10.1007\/11574859_2","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2005]]}}}