{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,28]],"date-time":"2025-06-28T06:23:03Z","timestamp":1751091783769},"publisher-location":"Berlin, Heidelberg","reference-count":27,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540297901"},{"type":"electronic","value":"9783540314851"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/11574859_4","type":"book-chapter","created":{"date-parts":[[2005,12,23]],"date-time":"2005-12-23T04:42:12Z","timestamp":1135312932000},"page":"46-60","source":"Crossref","is-referenced-by-count":10,"title":["Low-Overhead Core Swapping for Thermal Management"],"prefix":"10.1007","author":[{"given":"Eren","family":"Kursun","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Glenn","family":"Reinman","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Suleyman","family":"Sair","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anahita","family":"Shayesteh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tim","family":"Sherwood","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"4_CR1","unstructured":"International Technology Roadmap for Semiconductors (2003)"},{"key":"4_CR2","doi-asserted-by":"crossref","unstructured":"Ajami, A., Banerjee, K., Pedram, M., van Ginneken, L.: Analysis of non-uniform temperature-dependent interconnect performance in high performance ics. In: 41st Design Automation Conference, pp. 567\u2013572 (June 2001)","DOI":"10.1145\/378239.379025"},{"key":"4_CR3","doi-asserted-by":"crossref","unstructured":"Balasubramonian, R., Dwarkadas, S., Albonesi, D.: Reducing the complexity of the register file in dynamic superscalar processors. In: Proceedings of the 34th Annual International Symposium on Microarchitecture (December 2001)","DOI":"10.1109\/MICRO.2001.991122"},{"key":"4_CR4","unstructured":"Brooks, D., Martonosi, M.: Adaptive thermal management for high-performance microprocessors. In: Workshop on Complexity Effective Design (June 2000)"},{"key":"4_CR5","doi-asserted-by":"crossref","unstructured":"Brooks, D., Tiwari, V., Martonosi, M.: Wattch: A framework for architectural-level power analysis and optimization. In: 27th Annual International Symposium on Computer Architecture, pp. 83\u201394 (June 2000)","DOI":"10.1145\/339647.339657"},{"key":"4_CR6","doi-asserted-by":"crossref","unstructured":"Burger, D.C., Austin, T.M.: The simplescalar tool set, version 2.0. Technical Report CS-TR-97-1342, U. of Wisconsin, Madison (June 1997)","DOI":"10.1145\/268806.268810"},{"key":"4_CR7","doi-asserted-by":"crossref","unstructured":"Butts, J.A., Sohi, G.S.: A static power model for architects. In: 27th Annual International Symposium on Computer Architecture, pp. 191\u2013201 (June 2000)","DOI":"10.1145\/360128.360148"},{"key":"4_CR8","doi-asserted-by":"crossref","unstructured":"Brooks, D., Martonosi, M.: Dynamic thermal management for high-performance microprocessors. In: International Symposium on High-Performance Computer Architecture (HPCA-7), pp. 171\u2013182 (January 2001)","DOI":"10.1109\/HPCA.2001.903261"},{"key":"4_CR9","doi-asserted-by":"crossref","unstructured":"Franklin, M., Sohi, G.S.: Arb: A hardware mechanism for dynamic reordering of memory references. IEEE Transactions on Computers\u00a046(5) (May 1996)","DOI":"10.1109\/12.509907"},{"key":"4_CR10","unstructured":"Gunther, S., Binns, F., Carmean, D., Hall, J.: Managing the impact of increasing microprocessor power consumption. Intel Technology Journal Q1 (2001)"},{"key":"4_CR11","doi-asserted-by":"crossref","unstructured":"Heo, S., Barr, K., Asanovic, K.: Reducing power density through activity migration. In: International Symposium on Low Power Electronics and Design (August 2003)","DOI":"10.1145\/871506.871561"},{"key":"4_CR12","unstructured":"Hinton, G., Sager, D., Upton, M., Boggs, D., Carmean, D., Kyker, A., Roussel, P.: The microarchitecture of the pentium 4 processor. Intel Technology Journal Q1 (2001)"},{"key":"4_CR13","doi-asserted-by":"crossref","unstructured":"Jouppi, N.: Improving direct-mapped cache performance by the addition of a small fully associative cache and prefetch buffers. In: Proceedings of the 17th Annual International Symposium on Computer Architecture (May 1990)","DOI":"10.1145\/325164.325162"},{"key":"4_CR14","doi-asserted-by":"crossref","unstructured":"Skadron, K., Stan, M., Huang, W., Velusamy, S., Sankaranarayanan, K., Tarjan, D.: Temperature-aware microarchitecture. In: 30th Annual International Symposium on Computer Architecture, pp. 2\u201313 (June 2003)","DOI":"10.1145\/859618.859620"},{"key":"4_CR15","unstructured":"Lim, C.-H., Daasch, W., Cai, G.: A thermal-aware superscalar microprocessor. In: International Symposium on Quality Electronic Design, pp. 517\u2013522 (March 2002)"},{"key":"4_CR16","doi-asserted-by":"crossref","unstructured":"Yeh, L.T., Chu, R.: Thermal management of microelectronic equipment. In: American Society of Mechanical Engineers - ISBN:0791801683 (2001)","DOI":"10.1115\/1.801683"},{"key":"4_CR17","doi-asserted-by":"crossref","unstructured":"Reinman, G., Austin, T., Calder, B.: A scalable front-end architecture for fast instruction delivery. In: 26th Annual International Symposium on Computer Architecture (May 1999)","DOI":"10.1109\/ISCA.1999.765954"},{"key":"4_CR18","unstructured":"Shayesteh, A., Kursun, E., Sair, S., Sherwood, T., Reinman, G.: An evaluation of deeply decoupled cores. In: University of California Los Angeles Tech Report CS-2004-09 (2004)"},{"key":"4_CR19","doi-asserted-by":"crossref","unstructured":"Sherwood, T., Perelman, E., Hamerly, G., Calder, B.: Automatically characterizing large scale program behavior. In: Proceedings of the 10th International Conference on Architectural Support for Programming Languages and Operating Systems (October 2002)","DOI":"10.1145\/605397.605403"},{"key":"4_CR20","doi-asserted-by":"crossref","unstructured":"Sherwood, T., Sair, S., Calder, B.: Predictor-directed stream buffers. In: 33rd International Symposium on Microarchitecture (December 2000)","DOI":"10.1145\/360128.360135"},{"key":"4_CR21","unstructured":"Shivakumar, P., Jouppi, N.P.: Cacti 3.0: An integrated cache timing, power, and area model. Technical Report (2001)"},{"issue":"4","key":"4_CR22","doi-asserted-by":"crossref","first-page":"59","DOI":"10.1109\/2.917541","volume":"34","author":"J.E. Smith","year":"2001","unstructured":"Smith, J.E.: Instruction-level distributed processing. IEEE Computer\u00a034(4), 59\u201365 (2001)","journal-title":"IEEE Computer"},{"key":"4_CR23","unstructured":"Viswanath, R., Wakharkar, V., Wathe, A., Lebonheur, V.: Thermal performance challenges from silicon to systems. Intel Technology Journal Q3 (2000)"},{"key":"4_CR24","doi-asserted-by":"crossref","unstructured":"Wang, K., Franklin, M.: Highly accurate data value prediction using hybrid predictors. In: 30th Annual International Symposium on Microarchitecture, pp. 281\u2013290 (December 1997)","DOI":"10.1109\/MICRO.1997.645819"},{"key":"4_CR25","doi-asserted-by":"crossref","unstructured":"Huang, W., Renau, J., Yoo, S.-M., Torrellas, J.: A framework for dynamic energy effiency and temperature management. In: 33rd International Symposium on Microarchitecture, pp. 202\u2013213 (December 2000)","DOI":"10.1145\/360128.360149"},{"key":"4_CR26","doi-asserted-by":"crossref","unstructured":"Yeh, T., Patt, Y.: A comprehensive instruction fetch mechanism for a processor supporting speculative execution. In: Proceedings of the 25th Annual International Symposium on Microarchitecture, pp. 129\u2013139 (December 1992)","DOI":"10.1109\/MICRO.1992.697009"},{"key":"4_CR27","unstructured":"Zhang, Y., Parikh, D., Sankaranarayanan, K., Skadron, K., Stan, M.: Hotleakage: A temperature-aware model of subthreshold and gate leakage for architects. University of Virginia Dept of Computer Science Tech Report CS-2003-05 (March 2003)"}],"container-title":["Lecture Notes in Computer Science","Power-Aware Computer Systems"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11574859_4.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T06:42:22Z","timestamp":1619505742000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11574859_4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540297901","9783540314851"],"references-count":27,"URL":"https:\/\/doi.org\/10.1007\/11574859_4","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2005]]}}}