{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T20:56:47Z","timestamp":1725569807969},"publisher-location":"Berlin, Heidelberg","reference-count":20,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540297901"},{"type":"electronic","value":"9783540314851"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/11574859_6","type":"book-chapter","created":{"date-parts":[[2005,12,23]],"date-time":"2005-12-23T04:42:12Z","timestamp":1135312932000},"page":"78-94","source":"Crossref","is-referenced-by-count":2,"title":["Energy-Aware Data Prefetching for General-Purpose Programs"],"prefix":"10.1007","author":[{"given":"Yao","family":"Guo","sequence":"first","affiliation":[]},{"given":"Saurabh","family":"Chheda","sequence":"additional","affiliation":[]},{"given":"Israel","family":"Koren","sequence":"additional","affiliation":[]},{"given":"C. Mani","family":"Krishna","sequence":"additional","affiliation":[]},{"given":"Csaba Andras","family":"Moritz","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"6_CR1","unstructured":"The standard performance evaluation corporation (2000), http:\/\/www.spec.org"},{"key":"6_CR2","doi-asserted-by":"crossref","unstructured":"Azizi, N., Moshovos, A., Najm, F.N.: Low-leakage asymmetric-cell sram. In: Proc. of the 2002 international symposium on Low power electronics and design, pp. 48\u201351 (2002)","DOI":"10.1145\/566408.566422"},{"key":"6_CR3","doi-asserted-by":"crossref","unstructured":"Baer, J.L., Chen, T.F.: An effictive on-chip preloading scheme to reduce data access penalty. In: Supercomputing 1991, pp. 179\u2013186 (November 1991)","DOI":"10.1145\/125826.125932"},{"key":"6_CR4","doi-asserted-by":"crossref","unstructured":"Brooks, D., Tiwari, V., Martonosi, M.: Wattch: A framework for architectural-level power analysis and optimizations. In: Proceedings of the 27th Annual International Symposium on Computer Architecture, pp. 83\u201394 (June 2000)","DOI":"10.1145\/339647.339657"},{"key":"6_CR5","doi-asserted-by":"crossref","unstructured":"Burger, D.C., Austin, T.M.: The simplescalar tool set, version 2.0. Technical Report CS-TR-1997-1342, University of Wisconsin, Madison (June 1997)","DOI":"10.1145\/268806.268810"},{"key":"6_CR6","doi-asserted-by":"crossref","unstructured":"Cooksey, R., Jourdan, S., Grunwald, D.: A stateless content-directed data prefetching mechanism. In: Tenth intl. conf. on architectural support for programming languages and operating systems(ASPLOS-X), pp. 279\u2013290 (2002)","DOI":"10.1145\/605397.605427"},{"key":"6_CR7","doi-asserted-by":"crossref","unstructured":"Gowan, M.K., Biro, L.L., Jackson, D.B.: Power considerations in the design of the alpha 21264 microprocessor. In: Proceedings of the 1998 Conference on Design Automation (DAC 1998), pp. 726\u2013731 (June 1998)","DOI":"10.1145\/277044.277226"},{"key":"6_CR8","unstructured":"Guo, Y., Chheda, S., Koren, I., Krishna, C.M., Moritz, C.A.: Energy characterization of hardware-based data prefetching. In: International Conference on Computer Design (ICCD 2004) (October 2004)"},{"key":"6_CR9","doi-asserted-by":"crossref","unstructured":"Guo, Y., Chheda, S., Moritz, C.A.: Runtime biased pointer reuse analysis and its application to energy efficiency. In: Workshop on Power-Aware Computer Systems(PACS) at Micro-36, pp. 1\u201315 (December 2003)","DOI":"10.1007\/978-3-540-28641-7_1"},{"key":"6_CR10","doi-asserted-by":"crossref","unstructured":"Lipasti, M.H., Schmidt, W.J., Kunkel, S.R., Roediger, R.R.: Spaid: software prefetching in pointer- and call-intensive environments. In: Proceedings of the 28th annual international symposium on Microarchitecture, pp. 231\u2013236 (November 1995)","DOI":"10.1109\/MICRO.1995.476830"},{"key":"6_CR11","doi-asserted-by":"crossref","unstructured":"Luk, C.-K., Mowry, T.C.: Compiler-based prefetching for recursive data structures. In: Architectural Support for Programming Languages and Operating Systems (ASPLOS-VII), pp. 222\u2013233 (October 1996)","DOI":"10.1145\/237090.237190"},{"key":"6_CR12","unstructured":"Montanaro, J., et al.: A 160-MHz, 32-b, 0.5-W CMOS RISC microprocessor. Digital Technical Journal of Digital Equipment Corporation\u00a09(1) (1997)"},{"key":"6_CR13","unstructured":"Mowry, T.: Tolerating Latency Through Software Controlled Data Prefetching. PhD thesis, Dept. of Computer Science, Stanford University (March 1994)"},{"key":"6_CR14","doi-asserted-by":"crossref","unstructured":"Mowry, T.C., Lam, M.S., Gupta, A.: Design and evaluation of a compiler algorithm for prefetching. In: Fifth International Conference on Architectural Support for Programming Languages and Operating Systems, pp. 62\u201373 (October 1992)","DOI":"10.1145\/143365.143488"},{"issue":"2","key":"6_CR15","doi-asserted-by":"publisher","first-page":"233","DOI":"10.1145\/201059.201065","volume":"17","author":"A. Rogers","year":"1995","unstructured":"Rogers, A., Carlisle, M.C., Reppy, J.H., Hendren, L.J.: Supporting dynamic data structures on distributed-memory machines. ACM Transactions on Programming Languages and Systems\u00a017(2), 233\u2013263 (1995)","journal-title":"ACM Transactions on Programming Languages and Systems"},{"key":"6_CR16","doi-asserted-by":"crossref","unstructured":"Roth, A., Moshovos, A., Sohi, G.S.: Dependence based prefetching for linked data structures. In: Proc. of the 8th Architectural Support for Programming Languages and Operating Systems, pp. 115\u2013126 (October 1998)","DOI":"10.1145\/291069.291034"},{"key":"6_CR17","first-page":"111","volume-title":"Proceedings of the 26th annual international symposium on Computer architecture","author":"A. Roth","year":"1999","unstructured":"Roth, A., Sohi, G.S.: Effective jump-pointer prefetching for linked data structures. In: Proceedings of the 26th annual international symposium on Computer architecture, pp. 111\u2013121. IEEE Computer Society Press, Los Alamitos (1999)"},{"issue":"12","key":"6_CR18","doi-asserted-by":"crossref","first-page":"7","DOI":"10.1109\/C-M.1978.218016","volume":"11","author":"A.J. Smith","year":"1978","unstructured":"Smith, A.J.: Sequential program prefetching in memory bierarchies. IEEE Computer\u00a011(12), 7\u201321 (1978)","journal-title":"IEEE Computer"},{"key":"6_CR19","doi-asserted-by":"crossref","unstructured":"Wilson, R., French, R., Wilson, C., Amarasinghe, S., Anderson, J., Tjiang, S., Liao, S.-W., Tseng, C.-W., Hall, M.W., Lam, M., Hennessy, J.L.: SUIF: A parallelizing and optimizing research compiler. Technical Report CSL-TR-94-620, Computer Systems Laboratory, Stanford University (May 1994)","DOI":"10.1145\/193209.193217"},{"key":"6_CR20","unstructured":"Zhang, M., Asanovic, K.: Highly-associative caches for low-power processors. In: Kool Chips Workshop, 33rd International Symposium on Microarchitecture (December 2000)"}],"container-title":["Lecture Notes in Computer Science","Power-Aware Computer Systems"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11574859_6.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,6]],"date-time":"2023-05-06T00:26:15Z","timestamp":1683332775000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11574859_6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540297901","9783540314851"],"references-count":20,"URL":"https:\/\/doi.org\/10.1007\/11574859_6","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2005]]}}}