{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T20:56:49Z","timestamp":1725569809619},"publisher-location":"Berlin, Heidelberg","reference-count":12,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540297901"},{"type":"electronic","value":"9783540314851"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/11574859_7","type":"book-chapter","created":{"date-parts":[[2005,12,22]],"date-time":"2005-12-22T23:42:12Z","timestamp":1135294932000},"page":"95-106","source":"Crossref","is-referenced-by-count":1,"title":["Bus Power Estimation and Power-Efficient Bus Arbitration for System-on-a-Chip Embedded Systems"],"prefix":"10.1007","author":[{"given":"Ke","family":"Ning","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David","family":"Kaeli","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"7_CR1","doi-asserted-by":"crossref","first-page":"861","DOI":"10.1109\/DATE.1998.655959","volume-title":"Proceedings of the conference on Design, automation and test in Europe","author":"L. Benini","year":"1998","unstructured":"Benini, L., De Micheli, G., Macii, E., Sciuto, D., Silvano, C.: Address bus encoding techniques for system-level power optimization. In: Proceedings of the conference on Design, automation and test in Europe, pp. 861\u2013867. IEEE Computer Society, Los Alamitos (1998)"},{"key":"7_CR2","doi-asserted-by":"crossref","unstructured":"Panda, P.R., Dutt, N.D.: Reducing address bus transitions for low power memory mapping. In: Proceedings of the 1996 European conference on Design and Test, vol.\u00a063. IEEE Computer Society, Los Alamitos (1996)","DOI":"10.1109\/EDTC.1996.494129"},{"key":"7_CR3","unstructured":"Analog Devices Inc. Norwood, MA: Engineer-to-Engineer Note EE-229: Estimating Power for ADSP-BF533 Blackfin Processors, Rev 1.0 (2004)"},{"key":"7_CR4","doi-asserted-by":"publisher","first-page":"333","DOI":"10.1145\/343647.343791","volume-title":"Proceedings of the conference on Design, automation and test in Europe","author":"T.D. Givargis","year":"2000","unstructured":"Givargis, T.D., Vahid, F., Henkel, J.: Fast cache and bus power estimation for parameterized system-on-a-chip design. In: Proceedings of the conference on Design, automation and test in Europe, pp. 333\u2013339. ACM Press, New York (2000)"},{"key":"7_CR5","doi-asserted-by":"crossref","unstructured":"Sotiriadis, P.P., Chandrakasan, A.: Low-power bus coding techniques considering inter-wire capacitances. In: Proceedings of IEEE Conference on Custom Integrated Circuits (CICC 2000), pp. 507\u2013510 (2000)","DOI":"10.1109\/CICC.2000.852719"},{"key":"7_CR6","doi-asserted-by":"publisher","first-page":"943","DOI":"10.1109\/TVLSI.2003.817123","volume":"11","author":"T. Lv","year":"2003","unstructured":"Lv, T., Henkel, J., Lekatsas, H., Wolf, W.: A dictionary-based en\/decoding scheme for low-power data buses. IEEE Trans. Very Large Scale Integr. Syst.\u00a011, 943\u2013951 (2003)","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"key":"7_CR7","doi-asserted-by":"crossref","unstructured":"Stan, M., Burleson, W.: Bus-invert coding for low-power I\/O. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 49\u201358 (1995)","DOI":"10.1109\/92.365453"},{"key":"7_CR8","unstructured":"Analog Devices Inc. Norwood, MA: ADSP-BF533 Blackfin Processor Hardware Reference, Rev 2.0 (2004)"},{"key":"7_CR9","unstructured":"Texas Instruments Inc. Dallas, Texas: OMAP5912 Multimedia Processor Device Overview and Architecture Reference Guide, Rev. A (2004)"},{"key":"7_CR10","unstructured":"Sigma Designs, Inc. Milpitas, CA: EM8400: MPEG-2 Decoder for Set-top, DVD and Streaming Applications, Rev 01.09.03 (2003)"},{"key":"7_CR11","doi-asserted-by":"publisher","first-page":"576","DOI":"10.1145\/321850.321854","volume":"21","author":"F. Rubin","year":"1974","unstructured":"Rubin, F.: A search procedure for hamilton paths and circuits. J. ACM\u00a021, 576\u2013580 (1974)","journal-title":"J. ACM"},{"key":"7_CR12","unstructured":"Vandersanden, S., Kaeli, D., Olivadoti, G., Gentile, R.: Developing energy-aware strategies for the blackfin processor. In: Proceedings of the Hight Performance Embedded Computing Conference (September 2004)"}],"container-title":["Lecture Notes in Computer Science","Power-Aware Computer Systems"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11574859_7.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T02:42:23Z","timestamp":1619491343000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11574859_7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540297901","9783540314851"],"references-count":12,"URL":"https:\/\/doi.org\/10.1007\/11574859_7","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2005]]}}}