{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T20:56:50Z","timestamp":1725569810626},"publisher-location":"Berlin, Heidelberg","reference-count":18,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540297901"},{"type":"electronic","value":"9783540314851"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/11574859_9","type":"book-chapter","created":{"date-parts":[[2005,12,23]],"date-time":"2005-12-23T04:42:12Z","timestamp":1135312932000},"page":"120-134","source":"Crossref","is-referenced-by-count":3,"title":["Dynamic Processor Throttling for Power Efficient Computations"],"prefix":"10.1007","author":[{"given":"Masaaki","family":"Kondo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hiroshi","family":"Nakamura","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"9_CR1","doi-asserted-by":"crossref","unstructured":"Ishihara, T., Yasuura, H.: Voltage Scheduling Problem for Dynamically Variable Voltage Processors. In: Proc. ISLPED 1998, pp. 197\u2013201 (August 1998)","DOI":"10.1145\/280756.280894"},{"key":"9_CR2","unstructured":"Qu, G.: What is the Limit of Energy Saving by Dynamic Voltage Scaling. In: Proc. ICCAD 2001, pp. 560\u2013563 (November 2001)"},{"key":"9_CR3","doi-asserted-by":"crossref","unstructured":"Shin, D., Kim, J.: A Profile-Based Energy-Efficient Intra-Task Voltage Scheduling Algorithm for Hard Real-Time Applications. In: Proc. ISLPED 2001, pp. 271\u2013274 (August 2001)","DOI":"10.1145\/383082.383162"},{"key":"9_CR4","doi-asserted-by":"crossref","unstructured":"Sasanka, R., Hughes, C.J., Adve, S.V.: Joint Local and Global Hardware Adaptations for Energy. In: Proc. ASPLOS X, pp. 144\u2013155 (October 2002)","DOI":"10.1145\/605397.605413"},{"key":"9_CR5","doi-asserted-by":"crossref","unstructured":"Bahar, R.I., Manne, S.: Power and Energy Reduction via Pipeline Balancing. In: Proc. 28th ISCA, pp. 218\u2013229 (July 2001)","DOI":"10.1145\/379240.379265"},{"key":"9_CR6","doi-asserted-by":"crossref","unstructured":"Hsu, C.-H., et al.: Compiler-Directed Dynamic Frequency and Voltage Scheduling. In: Proc. Workshop on PACS (November 2000)","DOI":"10.1007\/3-540-44572-2_6"},{"key":"9_CR7","unstructured":"Marculescu, D.: On the Use of Microarchitecture-Driven Dynamic Voltage Scaling. In: Proc. of Workshop on Complexity-Effective Design (June 2000)"},{"key":"9_CR8","unstructured":"Li, H., Cher, C.-Y., Vijaykumar, T.N., Roy, K.: VSV: L2-Miss-Driven Variable Supply-Voltage Scaling for Low Power. In: Proc. 36th Micro, pp. 19\u201328 (December 2003)"},{"key":"9_CR9","unstructured":"S-Marbell, P., et al.: A Hardware Architcture for Dynamic Performance and Energy Adaptation. In: Proc. Workshop on PACS (Febrauary 2002)"},{"key":"9_CR10","doi-asserted-by":"crossref","unstructured":"Burd, T.D., Brodersen, R.W.: Design Issues for Dynamic Voltage Scaling. In: Proc. ISLPED 2000, pp. 9\u201314 (August 1998)","DOI":"10.1145\/344166.344181"},{"key":"9_CR11","doi-asserted-by":"crossref","unstructured":"Saputra, H., et al.: Energy-Conscious Compilation Based on Voltage Scaling. In: Proc. LCTES\/SCOPES 2002, pp. 2\u201311 (June 2002)","DOI":"10.1145\/513829.513832"},{"key":"9_CR12","doi-asserted-by":"crossref","unstructured":"Semeraro, G., et al.: Energy-Efficient Processor Design Using Multiple Clock Domains with Dynamic Voltage and Frequency Scaling. In: Proc. the 8th HPCA, pp. 29\u201340 (February 2002)","DOI":"10.1109\/HPCA.2002.995696"},{"key":"9_CR13","doi-asserted-by":"crossref","unstructured":"Semeraro, G., et al.: Dynamic Frequency and Voltage Control for a Multiple Clock Domain Microarchitecture. In: Proc. 35th Micro, pp. 356\u2013367 (December 2002)","DOI":"10.1109\/MICRO.2002.1176263"},{"key":"9_CR14","doi-asserted-by":"crossref","unstructured":"Magklis, G., et al.: Profile-based Dynamic Voltage and Frequency Scaling for a Multiple Clock Domain Microprocessor. In: Proc. the 30th ISCA, pp. 14\u201327 (June 2003)","DOI":"10.1145\/859618.859621"},{"issue":"2","key":"9_CR15","doi-asserted-by":"crossref","first-page":"59","DOI":"10.1109\/2.982917","volume":"35","author":"T. Austin","year":"2002","unstructured":"Austin, T., et al.: SimpleScalar: An Infrastructure for Computer System Modeling. IEEE Computer\u00a035(2), 59\u201367 (2002)","journal-title":"IEEE Computer"},{"key":"9_CR16","unstructured":"Burger, D., et al.: Memory Hierarchy Extensions to the SimpleScalar Tool Set. Technical Report TR99-25, Department of Computer Science, University of Texas at Austin (April 1999)"},{"key":"9_CR17","doi-asserted-by":"crossref","unstructured":"Brooks, D., et al.: Wattch: A Framework for Architectural-Level Power Analysis and Optimizations. In: Proc. 27th ISCA, pp. 83\u201394 (June 2000)","DOI":"10.1145\/339647.339657"},{"key":"9_CR18","unstructured":"Intel: Intel Pentium M Processor Datasheet (June 2003)"}],"container-title":["Lecture Notes in Computer Science","Power-Aware Computer Systems"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11574859_9.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,7,21]],"date-time":"2021-07-21T23:23:21Z","timestamp":1626909801000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11574859_9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540297901","9783540314851"],"references-count":18,"URL":"https:\/\/doi.org\/10.1007\/11574859_9","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2005]]}}}