{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T15:59:00Z","timestamp":1725551940409},"publisher-location":"Berlin, Heidelberg","reference-count":14,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540298106"},{"type":"electronic","value":"9783540322467"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/11577188_36","type":"book-chapter","created":{"date-parts":[[2005,11,23]],"date-time":"2005-11-23T10:42:32Z","timestamp":1132742552000},"page":"261-265","source":"Crossref","is-referenced-by-count":0,"title":["Can Out-of-Order Instruction Execution in Multiprocessors Be Made Sequentially Consistent?"],"prefix":"10.1007","author":[{"given":"Lisa","family":"Higham","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jalal","family":"Kawash","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"doi-asserted-by":"crossref","unstructured":"Adve, S., Gharachorloo, K.: Shared memory consistency models: A tutorial. IEEE Computer, 66\u201376 (December 1996)","key":"36_CR1","DOI":"10.1109\/2.546611"},{"unstructured":"Corella, F., Stone, J., Barton, C.: A formal specification of the PowerPC shared memory architecture. Technical Report RC18638, IBM (1994)","key":"36_CR2"},{"unstructured":"Corportaion, C.C.: The Alpha Architecture Handbook. Compaq Computer Corporation. Order number: EC-QD2KC-TE (1998)","key":"36_CR3"},{"unstructured":"Frigo, M.: The weakest reasonable memory model. Master\u2019s thesis, Department of Electrical Engineering and Computer Science, MIT (1998)","key":"36_CR4"},{"unstructured":"Higham, L., Jackson, L., Kawash, J.: Specifying memory consistency of write buffer multiprocessors. Technical Report 2004-758-23, Department of Computer Science, The University of Calgary (August 2004) Submitted for publication","key":"36_CR5"},{"key":"36_CR6","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"201","DOI":"10.1007\/BFb0056484","volume-title":"Distributed Computing","author":"L. Higham","year":"1998","unstructured":"Higham, L., Kawash, J.: Java: Memory consistency and process coordination (extended abstract). In: Kutten, S. (ed.) DISC 1998. LNCS, vol.\u00a01499, pp. 201\u2013215. Springer, Heidelberg (1998)"},{"key":"36_CR7","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"355","DOI":"10.1007\/3-540-44467-X_32","volume-title":"High Performance Computing - HiPC 2000","author":"L. Higham","year":"2000","unstructured":"Higham, L., Kawash, J.: Memory consistency and process coordination for SPARC multiprocessors. In: Prasanna, V.K., Vajapeyam, S., Valero, M. (eds.) HiPC 2000. LNCS, vol.\u00a01970, pp. 355\u2013366. Springer, Heidelberg (2000)"},{"unstructured":"Higham, L., Kawash, J.: Impact of instruction re-ordering on the correctness of shared-memory programs. Technical Report 2005\/794\/25, Department of Computer Science, The University of Calgary (July 2005)","key":"36_CR8"},{"unstructured":"Intel Corporation. Intel Itanium architecture software developers manual, vol. 1-3 (2002)","key":"36_CR9"},{"unstructured":"Kawash, J.: Limitations and Capabilities of Weak Memory Consistency Systems. Ph.D. dissertation, Department of Computer Science, The University of Calgary (January 2000)","key":"36_CR10"},{"issue":"9","key":"36_CR11","doi-asserted-by":"publisher","first-page":"690","DOI":"10.1109\/TC.1979.1675439","volume":"C-28","author":"L. Lamport","year":"1979","unstructured":"Lamport, L.: How to make a multiprocessor computer that correctly executes multiprocess programs. IEEE Trans. on Computers\u00a0C-28(9), 690\u2013691 (1979)","journal-title":"IEEE Trans. on Computers"},{"key":"36_CR12","volume-title":"The Java Virtual Machine Specification","author":"T. Lindholm","year":"1997","unstructured":"Lindholm, T., Yellin, F.: The Java Virtual Machine Specification. Addison-Wesley, Reading (1997)"},{"unstructured":"Robison, A.D.: Memory consistency and .Net. Dr. Dobb\u2019s Journal, 46\u201350 (April 2003)","key":"36_CR13"},{"volume-title":"The SPARC Architecture Manual version 9","year":"1994","unstructured":"Weaver, D., Germond, T. (eds.): The SPARC Architecture Manual version 9. Prentice-Hall, Englewood Cliffs (1994)","key":"36_CR14"}],"container-title":["Lecture Notes in Computer Science","Network and Parallel Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11577188_36.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T06:44:37Z","timestamp":1619505877000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11577188_36"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540298106","9783540322467"],"references-count":14,"URL":"https:\/\/doi.org\/10.1007\/11577188_36","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2005]]}}}