{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T22:00:41Z","timestamp":1725573641337},"publisher-location":"Berlin, Heidelberg","reference-count":24,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540303176"},{"type":"electronic","value":"9783540322726"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/11587514_17","type":"book-chapter","created":{"date-parts":[[2005,10,26]],"date-time":"2005-10-26T09:51:49Z","timestamp":1130320309000},"page":"251-265","source":"Crossref","is-referenced-by-count":2,"title":["Exploiting a Computation Reuse Cache to Reduce Energy in Network Processors"],"prefix":"10.1007","author":[{"given":"Bengu","family":"Li","sequence":"first","affiliation":[]},{"given":"Ganesh","family":"Venkatesh","sequence":"additional","affiliation":[]},{"given":"Brad","family":"Calder","sequence":"additional","affiliation":[]},{"given":"Rajiv","family":"Gupta","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"17_CR1","unstructured":"Auckland-II Trace Archive, http:\/\/pma.nlanr.net\/Traces\/long\/auck2.html"},{"key":"17_CR2","doi-asserted-by":"crossref","unstructured":"Baniasadi, A., Moshovos, A.: Instruction Flow-based Front-end Throttling for Power-Aware High-Performance Processors. In: International Symposium on Low Power Electronics and Design (August 2001)","DOI":"10.1145\/383082.383088"},{"key":"17_CR3","unstructured":"Brink, P., Casterlino, M., Meng, D., Rawal, C., Tadepalli, H.: Network Processing Performance Metrics for IA- and IXP-based Systems. Intel Technology Journal\u00a07(4) (November 2003)"},{"key":"17_CR4","unstructured":"Brownlee, N., Murray, M.: Streams, Flows and Torrents. In: Passive and Active Measurement Workshop (April 2001)"},{"key":"17_CR5","doi-asserted-by":"crossref","unstructured":"Buyuktosunoglu, A., Schuster, S., Brooks, D., Bose, P., Cook, P., Albonesi, D.: An Adaptive Issue Queue for Reduced Power at High Performance. In: International Workshop on Power-Aware Computer Systems (November 2000)","DOI":"10.1007\/3-540-44572-2_3"},{"key":"17_CR6","doi-asserted-by":"crossref","unstructured":"Chiueh, T., Pradhan, P.: High Performance IP Routing Table Lookup Using CPU Caching. In: IEEE Conference on Computer Communications (April 1999)","DOI":"10.1109\/INFCOM.1999.752162"},{"key":"17_CR7","unstructured":"Claffy, K.: Internet Traffic Characterization. Ph.D. thesis, Univ. of California, San Diego (1994)"},{"key":"17_CR8","doi-asserted-by":"crossref","unstructured":"Degermark, M., Brodnik, A., Carlsson, S., Pink, S.: Small Forwarding Tables for Fast Routing Lookups. In: ACM Conference of the Special Interest Group on Data Communication (September 1997)","DOI":"10.1145\/263105.263133"},{"key":"17_CR9","unstructured":"Ding, Y., Li, Z.: A Compiler Scheme for Reusing Intermediate Computation Results. In: International Symposium on Code Generation and Optimization (March 2004)"},{"issue":"1","key":"17_CR10","doi-asserted-by":"publisher","first-page":"86","DOI":"10.1109\/90.503764","volume":"4","author":"W. Doeringer","year":"1996","unstructured":"Doeringer, W., Karjoth, G., Nassehi, M.: Routing on Longest Matching Prefixes. IEEE\/ACM Transactions on Networking\u00a04(1), 86\u201397 (1996)","journal-title":"IEEE\/ACM Transactions on Networking"},{"key":"17_CR11","doi-asserted-by":"crossref","unstructured":"Egevang, K., Francis, P.: The IP Network Address Translator (NAT), RFC 1631 (May 1994)","DOI":"10.17487\/rfc1631"},{"key":"17_CR12","doi-asserted-by":"crossref","unstructured":"Gupta, P., McKeown, N.: Packet Classification on Multiple Fields. In: ACM Conference of the Special Interest Group on Data Communication (September 1999)","DOI":"10.1145\/316188.316217"},{"issue":"2","key":"17_CR13","doi-asserted-by":"publisher","first-page":"24","DOI":"10.1109\/65.912717","volume":"15","author":"P. Gupta","year":"2001","unstructured":"Gupta, P., McKeown, N.: Algorithms for Packet Classification. IEEE Network\u00a015(2), 24\u201332 (2001)","journal-title":"IEEE Network"},{"key":"17_CR14","unstructured":"Johnson, E., Kunze, A.: IXP2400\/2800 Programming. Intel Press (2003)"},{"key":"17_CR15","doi-asserted-by":"crossref","unstructured":"Karkhanis, T., Smith, J.E., Bose, P.: Saving Energy with Just In Time Instruction Delivery. In: International Symposium on Low Power Electronics and Design (August 2002)","DOI":"10.1109\/LPE.2002.146733"},{"key":"17_CR16","unstructured":"Li, K., Chang, F., Berger, D., Feng, W.: Architectures for Packet Classification Caching. In: The 11th IEEE International Conference on Networks (September\/October 2003)"},{"key":"17_CR17","unstructured":"Luo, Y., Yang, J., Bhuyan, L., Zhao, L.: NePSim: A Network Processor Simulator with Power Evaluation Framework. IEEE Micro Special Issue on Network Processors for Future High-End Systems and Applications (September\/October 2004)"},{"key":"17_CR18","doi-asserted-by":"crossref","unstructured":"Luo, Y., Yu, J., Yang, J., Bhuyan, L.: Low Power Network Processor Design Using Clock Gating. In: 42nd Annual Design Automation Conference (June 2005)","DOI":"10.1145\/1065579.1065766"},{"key":"17_CR19","doi-asserted-by":"crossref","unstructured":"Manne, S., Klauser, A., Grunwald, D.: Pipeline Gating: Speculation Control for Energy Reduction. In: International Symposium on Computer Architecture (June 1998)","DOI":"10.1145\/279361.279377"},{"key":"17_CR20","doi-asserted-by":"crossref","unstructured":"Memik, G., Mangione-Smith, W.H.: Improving Power Efficiency of Multi-Core Network Processors Through Data Filtering. In: International Conference on Compilers, Architecture and Synthesis for Embedded Systems (October 2002)","DOI":"10.1145\/581630.581647"},{"key":"17_CR21","unstructured":"Partridge, C.: Locality and Route Caches. In: NSF Workshop on Internet Statistics Measurement and Analysis (February 1996), http:\/\/www.caida.org\/ISMA\/Positions\/partridge.html"},{"key":"17_CR22","doi-asserted-by":"crossref","unstructured":"Sherwood, T., Varghese, G., Calder, B.: A Pipelined Memory Architecture for High Throughput Network Processors. In: International Symposium on Computer Architecture (June 2003)","DOI":"10.1145\/859618.859652"},{"key":"17_CR23","doi-asserted-by":"crossref","unstructured":"Sodani, A., Sohi, G.S.: Dynamic Instruction Reuse. In: International Symposium on Computer Architecture, June 1997, pp. 194\u2013205 (1997)","DOI":"10.1145\/264107.264200"},{"issue":"4","key":"17_CR24","doi-asserted-by":"publisher","first-page":"691","DOI":"10.1145\/96559.214080","volume":"37","author":"W. Szpankowski","year":"1990","unstructured":"Szpankowski, W.: Patricia Tries Again Revisited. Journal of the ACM\u00a037(4), 691\u2013711 (1990)","journal-title":"Journal of the ACM"}],"container-title":["Lecture Notes in Computer Science","High Performance Embedded Architectures and Compilers"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11587514_17.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,17]],"date-time":"2020-11-17T15:01:31Z","timestamp":1605625291000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11587514_17"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540303176","9783540322726"],"references-count":24,"URL":"https:\/\/doi.org\/10.1007\/11587514_17","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2005]]}}}