{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T22:00:33Z","timestamp":1725573633995},"publisher-location":"Berlin, Heidelberg","reference-count":17,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540303176"},{"type":"electronic","value":"9783540322726"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/11587514_20","type":"book-chapter","created":{"date-parts":[[2005,10,26]],"date-time":"2005-10-26T09:51:49Z","timestamp":1130320309000},"page":"302-316","source":"Crossref","is-referenced-by-count":2,"title":["A Low-Power DSP-Enhanced 32-Bit EISC Processor"],"prefix":"10.1007","author":[{"given":"Hyun-Gyu","family":"Kim","sequence":"first","affiliation":[]},{"given":"Hyeong-Cheol","family":"Oh","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"20_CR1","unstructured":"Francis, H.: ARM DSP-Enhanced Instructions White Paper, \n                    \n                      http:\/\/arm.com\/pdfs\/ARM-DSP.pdf"},{"key":"20_CR2","unstructured":"MIPS Tech. Inc.: Architecture Set Extension, \n                    \n                      http:\/\/www.mips.com\/content\/Documentation\/MIPSDocumentation\/ProcessorArchitecture\/doclibrary"},{"issue":"55","key":"20_CR3","first-page":"11","volume":"36-D","author":"K.Y. Cho","year":"1999","unstructured":"Cho, K.Y.: A Study on Extendable Instruction Set Computer 32 bit Microprocessor. J. Inst. of Electronics Engineers of Korea\u00a036-D(55), 11\u201320 (1999)","journal-title":"J. Inst. of Electronics Engineers of Korea"},{"key":"20_CR4","unstructured":"Lee, H., Beckett, P., Appelbe, B.: High-Performance Extendable Instruction Set Computing. In: Proc. of 6th ACSAC 2001, pp. 89\u201394 (2001)"},{"issue":"5","key":"20_CR5","doi-asserted-by":"publisher","first-page":"337","DOI":"10.4218\/etrij.03.0303.0008","volume":"25","author":"H.-G. Kim","year":"2003","unstructured":"Kim, H.-G., Jung, D.-Y., Jung, H.-S., Choi, Y.-M., Han, J.-S., Min, B.-G., Oh, H.-C.: AE32000B: A Fully Synthesizable 32-bit Embedded Microprocessor Core. ETRI Journal\u00a025(5), 337\u2013344 (2003)","journal-title":"ETRI Journal"},{"key":"20_CR6","unstructured":"Lee, C., Potkonjak, M.: MediaBench: A Tool for Evaluating and Synthesizing Multimedia and Communications Systems. In: MICRO-30, pp. 330\u2013335 (1997)"},{"key":"20_CR7","unstructured":"ARM Ltd.: The Thumb Architecture Extension, \n                    \n                      http:\/\/www.arm.com\/products\/CPUs\/archi-thumb.html"},{"key":"20_CR8","unstructured":"Kissell, K.D.: MIPS16: High-density MIPS for the Embedded Market, MIPS Tech. Inc., \n                    \n                      http:\/\/www.mips.com\/Documentation\/MIPS16whitepaper.pdf"},{"key":"20_CR9","unstructured":"Bunda, J.D.: Instruction-Processing Optimization Techniques for VLSI Microprocessors, PhD thesis, The University of Texas at Austin (1993)"},{"key":"20_CR10","unstructured":"Park, G.-C., Ahn, S.-S., Kim, H.-G., Oh, H.-C.: Supports for Processing Media Data in Embedded Processors. Poster Presentation, HiPC2004 (2004)"},{"key":"20_CR11","unstructured":"Cho, K.Y., Lim, J.Y., Lee, G.T., Oh, H.-C., Kim, H.-G., Min, B.G., Lee, H.: Extended Instruction Word Folding Apparatus, U.S. Patent No.6,631,459 (2003)"},{"key":"20_CR12","unstructured":"Kim, H.-G.: AE32000: Hardware User Guide, \n                    \n                      http:\/\/adc.co.kr\/Korean\/Products\/ProdDocu\/ae32000b_hw_ug_v1.1_031118e.pdf"},{"issue":"8","key":"20_CR13","doi-asserted-by":"publisher","first-page":"1015","DOI":"10.1109\/TC.2003.1223637","volume":"52","author":"D. Talla","year":"2003","unstructured":"Talla, D., John, L.K., Buger, D.: Bottlenecks in Multimedia Processing with SIMD Style Extensions and Architectural Enhancements. IEEE Tras. of Comp.\u00a052(8), 1015\u20131021 (2003)","journal-title":"IEEE Tras. of Comp."},{"key":"20_CR14","volume-title":"Computer Architecture; A Quantitative Approach","author":"J.L. Hennessy","year":"2003","unstructured":"Hennessy, J.L., Patterson, D.A.: Computer Architecture; A Quantitative Approach, 3rd edn. Morgan Kaufmann Publishers, San Francisco (2003)","edition":"3"},{"key":"20_CR15","unstructured":"Jayaraj, J., Rajendran, P.L., Thirumoolam, T.: Shadow Register File Architecture: A Mechanism to Reduce Context Switch Latency. In: HPCA-8 (2002) Poster Presentation"},{"key":"20_CR16","unstructured":"Samsung Electronics: STD130 0.18um 1.8V CMOS Standard Cell Library for Pure Logic Products Data Book, Samsung Electronics (2001)"},{"key":"20_CR17","unstructured":"Advanced Digital Chips Inc.: GMX1000: A High Performance Multimedia Processor User Manual, Advanced Digital Chips Inc. (2005)"}],"container-title":["Lecture Notes in Computer Science","High Performance Embedded Architectures and Compilers"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11587514_20.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T02:47:28Z","timestamp":1619491648000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11587514_20"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540303176","9783540322726"],"references-count":17,"URL":"https:\/\/doi.org\/10.1007\/11587514_20","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2005]]}}}