{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,20]],"date-time":"2025-08-20T12:22:38Z","timestamp":1755692558870},"publisher-location":"Berlin, Heidelberg","reference-count":31,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540303176"},{"type":"electronic","value":"9783540322726"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/11587514_5","type":"book-chapter","created":{"date-parts":[[2005,10,26]],"date-time":"2005-10-26T13:51:49Z","timestamp":1130334709000},"page":"47-67","source":"Crossref","is-referenced-by-count":28,"title":["Efficient Sampling Startup for Sampled Processor Simulation"],"prefix":"10.1007","author":[{"given":"Michael","family":"Van Biesbrouck","sequence":"first","affiliation":[]},{"given":"Lieven","family":"Eeckhout","sequence":"additional","affiliation":[]},{"given":"Brad","family":"Calder","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"5_CR1","doi-asserted-by":"crossref","unstructured":"Conte, T.M., Hirsch, M.A., Menezes, K.N.: Reducing state loss for effective trace sampling of superscalar processors. In: ICCD 1996 (1996)","DOI":"10.1109\/ICCD.1996.563595"},{"key":"5_CR2","doi-asserted-by":"crossref","unstructured":"Lafage, T., Seznec, A.: Choosing representative slices of program execution for microarchitecture simulations: A preliminary application to the data stream. In: WWC-3 (2000)","DOI":"10.1007\/978-1-4615-1613-2_7"},{"key":"5_CR3","doi-asserted-by":"crossref","unstructured":"Sherwood, T., Perelman, E., Hamerly, G., Calder, B.: Automatically characterizing large scale program behavior. In: ASPLOS-X (2002)","DOI":"10.1145\/605397.605403"},{"key":"5_CR4","doi-asserted-by":"crossref","unstructured":"Wunderlich, R.E., Wenisch, T.F., Falsafi, B., Hoe, J.C.: SMARTS: Accelerating microarchitecture simulation via rigorous statistical sampling. In: ISCA-30 (2003)","DOI":"10.1145\/859618.859629"},{"key":"5_CR5","unstructured":"Eeckhout, L., Eyerman, S., Callens, B., De Bosschere, K.: Accurately warmed-up trace samples for the evaluation of cache memories. In: HPC 2003, pp. 267\u2013274 (2003)"},{"key":"5_CR6","unstructured":"Haskins, J., Skadron, K.: Memory reference reuse latency: Accelerated sampled microarchitecture simulation. In: ISPASS 2003 (2003)"},{"key":"5_CR7","doi-asserted-by":"publisher","first-page":"78","DOI":"10.1145\/1061267.1061272","volume":"2","author":"J. Haskins","year":"2005","unstructured":"Haskins, J., Skadron, K.: Accelerated warmup for sampled microarchitecture simulation. ACM Transactions on Architecture and Code Optimization (TACO)\u00a02, 78\u2013108 (2005)","journal-title":"ACM Transactions on Architecture and Code Optimization (TACO)"},{"key":"5_CR8","doi-asserted-by":"crossref","unstructured":"Burger, D.C., Austin, T.M.: The SimpleScalar tool set, version 2.0. Technical Report CS-TR-97-1342, University of Wisconsin, Madison (1997)","DOI":"10.1145\/268806.268810"},{"key":"5_CR9","doi-asserted-by":"crossref","unstructured":"Lau, J., Sampson, J., Perelman, E., Hamerly, G., Calder, B.: The strong correlation between code signatures and performance. In: ISPASS 2005 (2005)","DOI":"10.1109\/ISPASS.2005.1430578"},{"key":"5_CR10","doi-asserted-by":"crossref","unstructured":"Patil, H., Cohn, R., Charney, M., Kapoor, R., Sun, A., Karunanidhi, A.: Pinpointing representative portions of large Intel Itanium programs with dynamic instrumentation. In: MICRO-37 (2004)","DOI":"10.1109\/MICRO.2004.28"},{"key":"5_CR11","unstructured":"Yi, J.J., Kodakara, S.V., Sendag, R., Lilja, D.J., Hawkins, D.M.: Characterizing and comparing prevailing simulation techniques. In: HPCA-11 (2005)"},{"key":"5_CR12","unstructured":"Szwed, P.K., Marques, D., Buels, R.M., McKee, S.A., Schulz, M.: SimSnap: Fast-forwarding via native execution and application-level checkpointing. In: INTERACT-8 (2004)"},{"key":"5_CR13","doi-asserted-by":"crossref","unstructured":"Durbhakula, M., Pai, V.S., Adve, S.: Improving the accuracy vs. speed tradeoff for simulating shared-memory multiprocessors with ILP processors. In: HPCA-5 (1999)","DOI":"10.1109\/HPCA.1999.744317"},{"key":"5_CR14","doi-asserted-by":"crossref","unstructured":"Fujimoto, R.M., Campbell, W.B.: Direct execution models of processor behavior and performance. In: Proceedings of the 1987 Winter Simulation Conference, pp. 751\u2013758 (1987)","DOI":"10.1145\/318371.318694"},{"key":"5_CR15","unstructured":"Mukherjee, S.S., Reinhardt, S.K., Falsafi, B., Litzkow, M., Huss-Lederman, S., Hill, M.D., Larus, J.R., Wood, D.A.: Wisconsin wind tunnel II: A fast and portable parallel architecture simulator. In: PAID 1997, Huss-Lederman, S (1997)"},{"key":"5_CR16","doi-asserted-by":"crossref","unstructured":"Schnarr, E., Larus, J.R.: Fast out-of-order processor simulation using memoization. In: ASPLOS-VIII (1998)","DOI":"10.1145\/291069.291063"},{"key":"5_CR17","doi-asserted-by":"crossref","unstructured":"Witchel, E., Rosenblum, M.: Embra: Fast and flexible machine simulation. In: SIGMETRICS 1996, pp. 68\u201379 (1996)","DOI":"10.1145\/233008.233025"},{"key":"5_CR18","doi-asserted-by":"crossref","unstructured":"Nohl, A., Braun, G., Schliebusch, O., Leupers, R., Meyr, H., Hoffmann, A.: A universal technique for fast and flexible instruction-set architecture simulation. In: DAC-41 (2002)","DOI":"10.1145\/513918.513927"},{"key":"5_CR19","doi-asserted-by":"crossref","unstructured":"Reshadi, M., Mishra, P., Dutt, N.: Instruction set compiled simulation: A technique for fast and flexible instruction set simulation. In: DAC-40 (2003)","DOI":"10.1145\/775832.776026"},{"key":"5_CR20","doi-asserted-by":"crossref","unstructured":"Ringenberg, J., Pelosi, C., Oehmke, D., Mudge, T.: Intrinsic checkpointing: A methodology for decreasing simulation time through binary modification. In: ISPASS 2005 (2005)","DOI":"10.1109\/ISPASS.2005.1430561"},{"key":"5_CR21","doi-asserted-by":"publisher","first-page":"451","DOI":"10.1093\/comjnl\/bxh103","volume":"48","author":"L. Eeckhout","year":"2005","unstructured":"Eeckhout, L., Luo, Y., De Bosschere, K., John, L.K.: Blrl: Accurate and efficient warmup for sampled processor simulation. The Computer Journal\u00a048, 451\u2013459 (2005)","journal-title":"The Computer Journal"},{"key":"5_CR22","doi-asserted-by":"publisher","first-page":"714","DOI":"10.1109\/12.689650","volume":"47","author":"T.M. Conte","year":"1998","unstructured":"Conte, T.M., Hirsch, M.A., Hwu, W.W.: Combining trace sampling with single pass methods for efficient cache simulation. IEEE Transactions on Computers\u00a047, 714\u2013720 (1998)","journal-title":"IEEE Transactions on Computers"},{"key":"5_CR23","doi-asserted-by":"publisher","first-page":"664","DOI":"10.1109\/12.286300","volume":"43","author":"R.E. Kessler","year":"1994","unstructured":"Kessler, R.E., Hill, M.D., Wood, D.A.: A comparison of trace-sampling techniques for multi-megabyte caches. IEEE Transactions on Computers\u00a043, 664\u2013675 (1994)","journal-title":"IEEE Transactions on Computers"},{"key":"5_CR24","unstructured":"Luo, Y., John, L.K., Eeckhout, L.: Self-monitored adaptive cache warm-up for microprocessor simulation. In: SBAC-PAD 2004, pp. 10\u201317 (2004)"},{"key":"5_CR25","doi-asserted-by":"crossref","unstructured":"Nguyen, A.T., Bose, P., Ekanadham, K., Nanda, A., Michael, M.: Accuracy and speed-up of parallel trace-driven architectural simulation. In: IPPS 1997, pp. 39\u201344 (1997)","DOI":"10.1109\/IPPS.1997.580842"},{"key":"5_CR26","doi-asserted-by":"publisher","first-page":"1325","DOI":"10.1109\/12.8699","volume":"37","author":"S. Laha","year":"1988","unstructured":"Laha, S., Patel, J.H., Iyer, R.K.: Accurate low-cost methods for performance evaluation of cache memory systems. IEEE Transactions on Computers\u00a037, 1325\u20131336 (1988)","journal-title":"IEEE Transactions on Computers"},{"key":"5_CR27","doi-asserted-by":"crossref","unstructured":"Wood, D.A., Hill, M.D., Kessler, R.E.: A model for estimating trace-sample miss ratios. In: SIGMETRICS 1991, pp. 79\u201389 (1991)","DOI":"10.1145\/107971.107981"},{"key":"5_CR28","doi-asserted-by":"crossref","unstructured":"Lauterbach, G.: Accelerating architectural simulation by parallel execution of trace samples. In: Hawaii International Conference on System Sciences (1994)","DOI":"10.1109\/HICSS.1994.323171"},{"key":"5_CR29","doi-asserted-by":"crossref","unstructured":"Barr, K.C., Pan, H., Zhang, M., Asanovic, K.: Accelerating multiprocessor simulation with a memory timestamp record. In: ISPASS 2005 (2005)","DOI":"10.1109\/ISPASS.2005.1430560"},{"key":"5_CR30","doi-asserted-by":"crossref","unstructured":"Wenisch, T.F., Wunderlich, R.E., Falsafi, B., Hoe, J.C.: TurboSMARTS: Accurate microarchitecture simulation sampling in minutes. In: SIGMETRICS (2005)","DOI":"10.1145\/1064212.1064278"},{"key":"5_CR31","doi-asserted-by":"crossref","unstructured":"Narayanasamy, S., Pokam, G., Calder, B.: Bugnet: Continuously recording program execution for deterministic replay debugging. In: ISCA (2005)","DOI":"10.1145\/1080695.1069994"}],"container-title":["Lecture Notes in Computer Science","High Performance Embedded Architectures and Compilers"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11587514_5","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,4,10]],"date-time":"2020-04-10T14:06:23Z","timestamp":1586527583000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11587514_5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540303176","9783540322726"],"references-count":31,"URL":"https:\/\/doi.org\/10.1007\/11587514_5","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2005]]}}}