{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,7]],"date-time":"2026-10-07T00:00:23Z","timestamp":1791331223459,"version":"4.3.1"},"publisher-location":"Berlin, Heidelberg","reference-count":23,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"value":"9783540304920","type":"print"},{"value":"9783540322405","type":"electronic"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/11589976_17","type":"book-chapter","created":{"date-parts":[[2005,10,26]],"date-time":"2005-10-26T13:38:16Z","timestamp":1130333896000},"page":"287-306","source":"Crossref","is-referenced-by-count":12,"title":["Translating Hardware Process Algebras into Standard Process Algebras: Illustration with CHP and LOTOS"],"prefix":"10.1007","author":[{"given":"Gwen","family":"Sala\u00fcn","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Wendelin","family":"Serwe","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","reference":[{"key":"17_CR1","first-page":"54","volume-title":"ASYNC 2005","author":"E. Beign\u00e9","year":"2005","unstructured":"Beign\u00e9, E., Clermidy, F., Vivet, P., Clouard, A., Renaudin, M.: An Asynchronous NOC Architecture Providing Low Latency Service and Its Multi-Level Design Framework. In: ASYNC 2005, March 2005, pp. 54\u201363. IEEE Computer Society, Los Alamitos (2005)"},{"key":"17_CR2","volume-title":"Handbook of Process Algebra","year":"2001","unstructured":"Bergstra, J.A., Ponse, A., Smolka, S.A. (eds.): Handbook of Process Algebra. Elsevier, Amsterdam (2001)"},{"issue":"1","key":"17_CR3","doi-asserted-by":"publisher","first-page":"25","DOI":"10.1016\/0169-7552(87)90085-7","volume":"14","author":"T. Bolognesi","year":"1988","unstructured":"Bolognesi, T., Brinksma, E.: Introduction to the ISO Specification Language LOTOS. Computer Networks and ISDN Systems\u00a014(1), 25\u201359 (1988)","journal-title":"Computer Networks and ISDN Systems"},{"key":"17_CR4","unstructured":"Borrione, D., Boubekeur, M., Mounier, L., Renaudin, M., Sirianni, A.: Validation of Asynchronous Circuit Specifications using IF\/CADP. In: VLSI-SoC 2003, December 2003, pp. 86\u201391 (2003)"},{"key":"17_CR5","series-title":"Lecture Notes in Computer Science","first-page":"296","volume-title":"TAPSOFT \u201991. Proceedings of the International Joint Conference on Theory and Practice of Software Development, Brighton, UK, April 8-12, 1991","author":"F.S. Boer de","year":"1991","unstructured":"de Boer, F.S., Palamidessi, C.: A Fully Abstract Model for Concurrent Constraint Programming. In: Abramsky, S. (ed.) CAAP 1991 and TAPSOFT 1991. LNCS, vol.\u00a0493, pp. 296\u2013319. Springer, Heidelberg (1991)"},{"issue":"1","key":"17_CR6","doi-asserted-by":"publisher","first-page":"12","DOI":"10.1093\/comjnl\/45.1.12","volume":"45","author":"D. Edwards","year":"2002","unstructured":"Edwards, D., Bardsley, A.: Balsa: An Asynchronous Hardware Synthesis Language. The Computer Journal\u00a045(1), 12\u201318 (2002)","journal-title":"The Computer Journal"},{"key":"17_CR7","series-title":"Texts in Theoretical Computer Science","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-662-04293-9","volume-title":"Introduction to Process Algebra","author":"W. Fokkink","year":"2000","unstructured":"Fokkink, W.: Introduction to Process Algebra. Texts in Theoretical Computer Science. Springer, Heidelberg (2000)"},{"key":"17_CR8","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"9","DOI":"10.1007\/3-540-45937-5_3","volume-title":"Compiler Construction","author":"H. Garavel","year":"2002","unstructured":"Garavel, H., Lang, F., Mateescu, R.: Compiler Construction using LOTOS NT. In: Horspool, R.N. (ed.) CC 2002. LNCS, vol.\u00a02304, pp. 9\u201313. Springer, Heidelberg (2002)"},{"key":"17_CR9","first-page":"13","volume":"4","author":"H. Garavel","year":"2002","unstructured":"Garavel, H., Lang, F., Mateescu, R.: An Overview of CADP 2001. EASST Newsletter\u00a04, 13\u201324 (2002)","journal-title":"EASST Newsletter"},{"key":"17_CR10","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"164","DOI":"10.1007\/978-3-540-27815-3_16","volume-title":"Algebraic Methodology and Software Technology","author":"H. Garavel","year":"2004","unstructured":"Garavel, H., Serwe, W.: State Space Reduction for Process Algebra Specifications. In: Rattray, C., Maharaj, S., Shankland, C. (eds.) AMAST 2004. LNCS, vol.\u00a03116, pp. 164\u2013180. Springer, Heidelberg (2004)"},{"key":"17_CR11","series-title":"IFIP","first-page":"379","volume-title":"International Symposium on Protocol Specification, Testing and Verification","author":"H. Garavel","year":"1990","unstructured":"Garavel, H., Sifakis, J.: Compilation and Verification of LOTOS Specifications. In: International Symposium on Protocol Specification, Testing and Verification, June 1990. IFIP, pp. 379\u2013394. North-Holland, Amsterdam (1990)"},{"issue":"1","key":"17_CR12","doi-asserted-by":"publisher","first-page":"69","DOI":"10.1109\/5.362752","volume":"83","author":"S. Hauck","year":"1995","unstructured":"Hauck, S.: Asynchronous Design Methodologies: An Overview. Proceedings of the IEEE\u00a083(1), 69\u201393 (1995)","journal-title":"Proceedings of the IEEE"},{"key":"17_CR13","unstructured":"ISO\/IEC. LOTOS \u2014 A Formal Description Technique Based on the Temporal Ordering of Observational Behaviour. International Standard 8807, Geneva (1989)"},{"key":"17_CR14","doi-asserted-by":"publisher","first-page":"255","DOI":"10.1145\/370155.370339","volume-title":"ASP-DAC 2001","author":"J.L.W. Kessels","year":"2001","unstructured":"Kessels, J.L.W., Peeters, A.M.G.: The Tangram Framework (Embedded Tutorial): Asynchronous Circuits for Low Power. In: ASP-DAC 2001, pp. 255\u2013260. ACM, New York (2001)"},{"key":"17_CR15","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"465","DOI":"10.1007\/3-540-46002-0_33","volume-title":"Tools and Algorithms for the Construction and Analysis of Systems","author":"F. Lang","year":"2002","unstructured":"Lang, F.: Compositional Verification using SVL Scripts. In: Katoen, J.-P., Stevens, P. (eds.) TACAS 2002. LNCS, vol.\u00a02280, pp. 465\u2013469. Springer, Heidelberg (2002)"},{"issue":"3","key":"17_CR16","doi-asserted-by":"publisher","first-page":"125","DOI":"10.1016\/0020-0190(85)90078-X","volume":"20","author":"A.J. Martin","year":"1985","unstructured":"Martin, A.J.: The Probe: An Addition to Communication Primitives. Information Processing Letters\u00a020(3), 125\u2013130 (1985)","journal-title":"Information Processing Letters"},{"issue":"4","key":"17_CR17","doi-asserted-by":"publisher","first-page":"226","DOI":"10.1007\/BF01660034","volume":"1","author":"A.J. Martin","year":"1986","unstructured":"Martin, A.J.: Compiling Communicating Processes into Delay-Insensitive VLSI Circuits. Distributed Computing\u00a01(4), 226\u2013234 (1986)","journal-title":"Distributed Computing"},{"key":"17_CR18","unstructured":"Data Encryption Standard (DES). Federal Information Processing Standards FIPS PUB 46-3, National Institute of Standards and Technology (October 25, 1999)"},{"key":"17_CR19","unstructured":"Renaudin, M.: TAST Compiler and TAST_CHP Language, Version 0.6. TIMA Laboratory, CIS Group (2005)"},{"key":"17_CR20","unstructured":"Renaudin, M., Yakovlev, A.: From Hardware Processes to Asynchronous Circuits via Petri Nets: an Application to Arbiter Design. In: TOBACO 2004 (June 2004)"},{"key":"17_CR21","unstructured":"Serwe, W.: On Concurrent Functional-Logic Programming. Th\u00e8se de doctorat, Institut National Polytechnique de Grenoble (March 2002)"},{"key":"17_CR22","volume-title":"Handshake Circuits: An Asynchronous Architecture for VLSI Programming","author":"K. Berkel van","year":"1993","unstructured":"van Berkel, K.: Handshake Circuits: An Asynchronous Architecture for VLSI Programming. Cambridge University Press, Cambridge (1993)"},{"key":"17_CR23","doi-asserted-by":"crossref","unstructured":"Wang, X., Kwiatkowska, M., Theodoropoulos, G., Zhang, Q.: Towards a Unifying CSP approach for Hierarchical Verification of Asynchronous Hardware. In: AVoCS 2004. ENTCS, vol.\u00a0128, pp. 231\u2013246 (2004)","DOI":"10.1016\/j.entcs.2005.04.014"}],"container-title":["Lecture Notes in Computer Science","Integrated Formal Methods"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11589976_17","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,4,10]],"date-time":"2020-04-10T14:05:47Z","timestamp":1586527547000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11589976_17"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540304920","9783540322405"],"references-count":23,"URL":"https:\/\/doi.org\/10.1007\/11589976_17","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2005]]}}}