{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T15:09:59Z","timestamp":1725548999955},"publisher-location":"Berlin, Heidelberg","reference-count":10,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540307815"},{"type":"electronic","value":"9783540316121"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/11596110_23","type":"book-chapter","created":{"date-parts":[[2005,12,15]],"date-time":"2005-12-15T00:39:40Z","timestamp":1134607180000},"page":"344-361","source":"Crossref","is-referenced-by-count":1,"title":["Fine-Grain Stacked Register Allocation for the Itanium Architecture"],"prefix":"10.1007","author":[{"given":"Alban","family":"Douillet","sequence":"first","affiliation":[]},{"given":"Jos\u00e9 Nelson","family":"Amaral","sequence":"additional","affiliation":[]},{"given":"Guang R.","family":"Gao","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"23_CR1","unstructured":"Open research compiler for itanium processors (January 2002), http:\/\/ipf-orc.sourceforge.net\/"},{"key":"23_CR2","unstructured":"Open64 compiler and tools (January 2002), http:\/\/open64.sourceforge.net\/"},{"key":"23_CR3","doi-asserted-by":"crossref","unstructured":"Callahan, D., Koblenz, B.: Register allocation via hierarchical graph coloring. In: SIGPLAN 1991 Conference on Programming Language Design and Implementation, Toronto, ON, June 1991, pp. 192\u2013203 (1991)","DOI":"10.1145\/113445.113462"},{"key":"23_CR4","doi-asserted-by":"crossref","unstructured":"Chaitin, G.J.: Register allocation & spilling via graph coloring. In: SIGPLAN 1982 Symposium on Compiler Construction, June 1982, pp. 98\u2013105 (1982)","DOI":"10.1145\/800230.806984"},{"issue":"4","key":"23_CR5","doi-asserted-by":"publisher","first-page":"501","DOI":"10.1145\/88616.88621","volume":"12","author":"F.C. Chow","year":"1990","unstructured":"Chow, F.C., Hennessy, J.L.: The priority-based coloring approach to register allocation. ACM Transactions on Programming Language and Systems\u00a012(4), 501\u2013536 (1990)","journal-title":"ACM Transactions on Programming Language and Systems"},{"key":"23_CR6","unstructured":"Intel Corporation. Intel Itanium Architecture Software Manual vol. 1-4, revision 2.0 (December 2001)"},{"key":"23_CR7","unstructured":"Intel Corporation. Intel Itanium Processor Reference Manual for Software Development, revision 2.0 (December 2001)"},{"key":"23_CR8","unstructured":"Intel Corporation. Intel Itanium Processor Reference Manual for Software Optimization (November 2001), http:\/\/developer.intel.com\/design\/itanium\/"},{"key":"23_CR9","doi-asserted-by":"crossref","unstructured":"Govindarajan, R., Yang, H., Amaral, J.N., Zhang, C., Gao, G.R.: Minimum register instruction sequence problem: Revisiting optimal code generation for dags. In: 15th International Parallel and Distributed Processing Symposium, San Francisco, CA (April 2001)","DOI":"10.1109\/IPDPS.2001.924962"},{"key":"23_CR10","doi-asserted-by":"crossref","unstructured":"Govindarajan, R., Yang, H., Amaral, J.N., Zhang, C., Gao, G.R.: Minimum register instruction sequencing to reduce register spills in out-of-order issue superscalar architectures. IEEE Transactions on Computers (2002)","DOI":"10.1109\/TC.2003.1159750"}],"container-title":["Lecture Notes in Computer Science","Languages and Compilers for Parallel Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11596110_23","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,4,11]],"date-time":"2020-04-11T11:54:47Z","timestamp":1586606087000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11596110_23"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540307815","9783540316121"],"references-count":10,"URL":"https:\/\/doi.org\/10.1007\/11596110_23","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2005]]}}}