{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,6]],"date-time":"2025-01-06T15:10:20Z","timestamp":1736176220843,"version":"3.32.0"},"publisher-location":"Berlin, Heidelberg","reference-count":40,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540307815"},{"type":"electronic","value":"9783540316121"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/11596110_4","type":"book-chapter","created":{"date-parts":[[2005,12,15]],"date-time":"2005-12-15T05:39:40Z","timestamp":1134625180000},"page":"45-60","source":"Crossref","is-referenced-by-count":13,"title":["Compiler Analysis and Supports for Leakage Power Reduction on Microprocessors"],"prefix":"10.1007","author":[{"given":"Yi-Ping","family":"You","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chingren","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jenq Kuen","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"unstructured":"Aburto, A.: Collections of common benchmarks of FAQ of comp.benchmarks USENET newsgroup, ftp site: http:\/\/ftp.nosc.mail\/pub\/aburto","key":"4_CR1"},{"key":"4_CR2","volume-title":"Compilers Principles, Techniques, and Tools","author":"A. Aho","year":"1985","unstructured":"Aho, A., Sethi, R., Ullman, J.: Compilers Principles, Techniques, and Tools. Addison- Wesley, London (1985)"},{"doi-asserted-by":"crossref","unstructured":"Alidina, M., Monteiro, J., Devadas, S., Ghosh, A., Papaefthymiou, M.: Precomputation-Based Sequential Logic Optimization for Low Power. In: Proc. of ICCAD 1994, pp. 74\u201381 (1994)","key":"4_CR3","DOI":"10.1109\/92.335011"},{"issue":"3","key":"4_CR4","doi-asserted-by":"publisher","first-page":"258","DOI":"10.1109\/4.364440","volume":"30","author":"L. Benini","year":"1995","unstructured":"Benini, L., De Micheli, G.: State Assignment for Low Power Dissipation. IEEE Journal of Solid State Circuits\u00a030(3), 258\u2013268 (1995)","journal-title":"IEEE Journal of Solid State Circuits"},{"doi-asserted-by":"crossref","unstructured":"Bellas, N., Hajj, I.N., Polychronopoulos, C.D.: Architectural and Compiler Techniques for Energy Reduction in High-Performance Microprocessors. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 317\u2013326 (June 2000)","key":"4_CR5","DOI":"10.1109\/92.845897"},{"doi-asserted-by":"crossref","unstructured":"Brooks, D., Tiwari, V., Martonosi, M.: Wattch: a Framework for Architectural- Level Power Analysis and Optimizations. In: Proc. 27th. International Symposium on Computer Architecture, June 2000, pp. 83\u201394 (2000)","key":"4_CR6","DOI":"10.1145\/339647.339657"},{"doi-asserted-by":"crossref","unstructured":"Burger, D., Austin, T.M.: The SimpleScalar Tool Set, Version 2.0. Computer Architecture News, 13\u201325 (June 1997)","key":"4_CR7","DOI":"10.1145\/268806.268810"},{"doi-asserted-by":"crossref","unstructured":"Butts, J.A., Sohi, G.S.: A Static Power Model for Architects. In: Proceedings of the 33rd Annual IEEE\/ACM International Symposium on Microarchitecture, December 2000, pp. 191\u2013201 (2000)","key":"4_CR8","DOI":"10.1145\/360128.360148"},{"doi-asserted-by":"crossref","unstructured":"Chang, R.G., Chuang, T.R., Lee, J.-K.: Efficient Support of Parallel Sparse Computation for Array Intrinsic Functions of Fortran 90. In: ACM International Conference on Supercomputing, Melbourne, Australia, July 13-17 (1998)","key":"4_CR9","DOI":"10.1145\/277830.277845"},{"unstructured":"Chang, R.-G., Li, J.-S., Chuang, T.-R., Lee, J.K.: Probabilistic inference schemes for sparsity structures of Fortran 90 array intrinsics. In: International Conference on Parallel Processing, Spain (September 2001)","key":"4_CR10"},{"issue":"4","key":"4_CR11","doi-asserted-by":"publisher","first-page":"473","DOI":"10.1109\/4.126534","volume":"27","author":"A.P. Chandrakasan","year":"1992","unstructured":"Chandrakasan, A.P., Sheng, S., Brodersen, R.W.: Low-Power CMOS Digital Design. IEEE Journal of Solid-State Circuits\u00a027(4), 473\u2013484 (1992)","journal-title":"IEEE Journal of Solid-State Circuits"},{"doi-asserted-by":"crossref","unstructured":"Chang, J.-M., Pedram, M.: Register Allocation and Binding for Low Power. In: Proceedings of Design Automaton Conference, San Francisco, USA (June 1995)","key":"4_CR12","DOI":"10.1145\/217474.217502"},{"unstructured":"Compaq Computer Corporation, Alpha 21264 Microprocessor Hardware Reference Manual, EC-RJRZA-TE (July 1999)","key":"4_CR13"},{"doi-asserted-by":"crossref","unstructured":"De, V., Borkar, S.: Technology and design challenges for low power and high performance. In: Proc. of Int. Symp. Low Power Electronics and Design, pp. 163\u2013168 (1999)","key":"4_CR14","DOI":"10.1145\/313817.313908"},{"doi-asserted-by":"crossref","unstructured":"Hachtel, G., Hermida, M., Pardo, A., Poncino, M., Somenzi, F.: Re-Encoding Sequential Circuits to Reduce Power Dissipation. In: Proc. of ICCAD 1994, pp. 70\u201373 (1994)","key":"4_CR15","DOI":"10.1109\/ICCAD.1994.629746"},{"doi-asserted-by":"crossref","unstructured":"Hadjiyiannis, G., Hanono, S., Devadas, S.: ISDL: An Instruction Set Description Language for Retargetability. In: Design Automation Conference (June 1997)","key":"4_CR16","DOI":"10.1145\/266021.266108"},{"key":"4_CR17","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-35767-X_19","volume-title":"Languages and Compilers for Parallel Computing","author":"Y.-S. Hwang","year":"2003","unstructured":"Hwang, Y.-S., Chen, P.-S., Lee, J.-K., Ju, R.: Probabilistic Points-to Analysis. In: Dietz, H.G. (ed.) LCPC 2001. LNCS, vol.\u00a02624. Springer, Heidelberg (2003)"},{"key":"4_CR18","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1006\/jpdc.1998.1481","volume":"54","author":"G.-H. Hwang","year":"1998","unstructured":"Hwang, G.-H., Lee, J.K., Ju, R.D.-C.: A Function-Composition Approach to Synthesize Fortran 90 Array Operations. Journal of Parallel and Distributed Computing\u00a054, 1\u201347 (1998)","journal-title":"Journal of Parallel and Distributed Computing"},{"doi-asserted-by":"crossref","unstructured":"Hong, I., Dirovski, D., et al.: Power Optimization of Variable Voltage Core- Based Systems. In: Proc. of 35th DAC, pp. 176\u2013181 (1998)","key":"4_CR19","DOI":"10.1145\/277044.277088"},{"doi-asserted-by":"crossref","unstructured":"Horowitz, M., Indermaur, T., Gonzalez, R.: Low-Power Digital Design. In: Proceedings of the 1994 IEEE Symposium on Low Power Electronics, pp. 8\u201311 (1994)","key":"4_CR20","DOI":"10.1109\/LPE.1994.573184"},{"unstructured":"Intel corporation, Pentium III Processor for the SC242 at 450 MHz to 1.13 GHz Datasheet, pp. 26\u201330","key":"4_CR21"},{"issue":"7","key":"4_CR22","doi-asserted-by":"publisher","first-page":"1009","DOI":"10.1109\/4.848210","volume":"35","author":"J.T. Kao","year":"2000","unstructured":"Kao, J.T., Chandrakasan, A.P.: Dual-threshold voltage techniques for lowpower digital circuits. IEEE Journal of Solid-state circuits\u00a035(7), 1009\u20131018 (2000)","journal-title":"IEEE Journal of Solid-state circuits"},{"doi-asserted-by":"crossref","unstructured":"Kaxiras, S., Hu, Z., Martonosi, M.: Cache Decay: Exploiting Generational Behavior to Reduce Cache Leakage Power. In: Proc. of the Int\u2019l Symposium on Computer Architecture, pp. 240\u2013251 (2001)","key":"4_CR23","DOI":"10.1145\/379240.379268"},{"unstructured":"Lee, C., Lee, J.K., Hwang, T., Tsai, S.-C.: Compiler Optimization on Instruction Scheduling for Low Power. In: Proceedings of the 13th International Symposium on Systems Synthesis, September 2000, pp. 55\u201360 (2000)","key":"4_CR24"},{"issue":"1","key":"4_CR25","doi-asserted-by":"publisher","first-page":"123","DOI":"10.1109\/92.555992","volume":"5","author":"M.T.-C. Lee","year":"1997","unstructured":"Lee, M.T.-C., Tiwari, V., Malik, S., Fujita, M.: Power Analysis andMinimization Techniques for Embedded DSP Software. IEEE Transactions on VLSI Systems\u00a05(1), 123\u2013133 (1997)","journal-title":"IEEE Transactions on VLSI Systems"},{"doi-asserted-by":"crossref","unstructured":"Powell, M.D., Yang, S.-H., Falsa, B., Roy, K., Vijaykumar, T.N.: Gated- Vdd: a Circuit Technique to Reduce Leakage in Deep-Submicron Cache Memories. In: ACM\/IEEE International Symposium on Low Power Electronics and Design, ISLPED (2000)","key":"4_CR26","DOI":"10.1145\/344166.344526"},{"doi-asserted-by":"crossref","unstructured":"Prasad, S.C., Roy, K.: Circuit Activity Driven Multilevel Logic Optimization for Low Power Reliable Operation. In: Proceedings of the EDAC 1993 EURO-ASIC, February 1993, pp. 368\u2013372 (1993)","key":"4_CR27","DOI":"10.1109\/EDAC.1993.386448"},{"key":"4_CR28","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"261","DOI":"10.1007\/3-540-45937-5_19","volume-title":"Compiler Construction","author":"S. Rele","year":"2002","unstructured":"Rele, S., Pande, S., Onder, S., Gupta, R.: Optimizing Static Power Dissipation by Functional Units in Superscalar Processors. In: Horspool, R.N. (ed.) CC 2002. LNCS, vol.\u00a02304, p. 261. Springer, Heidelberg (2002)"},{"doi-asserted-by":"crossref","unstructured":"Roy, K., Prasad, S.C.: SYCLOP: Synthesis of CMOS Logic for Low Power Applications. In: Proceedings of the ICCD, pp. 464\u2013467 (1992)","key":"4_CR29","DOI":"10.1109\/ICCD.1992.276316"},{"doi-asserted-by":"crossref","unstructured":"Roy, K.: Leakage Power reduction in Low-Voltage CMOS Designs. In: IEEE International Conference on Circuits and Systems, vol.\u00a02, pp. 167\u2013173 (1998)","key":"4_CR30","DOI":"10.1109\/ICECS.1998.814856"},{"key":"4_CR31","volume-title":"Division of of Engineering and Applied Science","author":"M.D. Smith","year":"1998","unstructured":"Smith, M.D.: The SUIF Machine Library. In: Division of of Engineering and Applied Science. Harvard University, Cambridge (1998)"},{"unstructured":"Stanford Compiler Group, The SUIF Library, Stanford Compiler Group, Stanford (March 1995)","key":"4_CR32"},{"unstructured":"Su, C.-L., Despain, A.M.: Cache Designs for Energy Efficiency. In: Proceedings of the 28th Annual Hawaii International Conference on System Sciences, pp. 306\u2013315 (1995)","key":"4_CR33"},{"doi-asserted-by":"crossref","unstructured":"Tiwari, V., Donnelly, R., Malik, S., Gonzalez, R.: Dynamic Power Management for Microprocessors: A Case Study. In: Proceedings of the 10th International Conference on VLSI Design, pp. 185\u2013192 (1997)","key":"4_CR34","DOI":"10.1109\/ICVD.1997.568074"},{"doi-asserted-by":"crossref","unstructured":"Tiwari, V., Singh, D., Rajgopal, S., Mehta, G., Patel, R., Baez, F.: Reducing Power in High-Performance Microprocessors. In: Proceedings of the Design Automaton Conference, pp. 732\u2013737 (1998)","key":"4_CR35","DOI":"10.1145\/277044.277227"},{"unstructured":"Thompson, S., Packan, P., Bohr, M.: MOS Scaling: Transistor Challenges for the 21st Century. Portland Technology Development, Intel. Corp. Intel. Technology Journal (Q3 1998)","key":"4_CR36"},{"doi-asserted-by":"crossref","unstructured":"Tsui, C.Y., Pedram, M., Despain, A.M.: Technology Decomposition and Mapping Targeting Low Power Dissipation. In: Proc. of 30th Design Automaton Conf., 68\u201373 (June 1993)","key":"4_CR37","DOI":"10.1145\/157485.164577"},{"key":"4_CR38","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"377","DOI":"10.1007\/3-540-45574-4_28","volume-title":"Languages and Compilers for Parallel Computing","author":"J.-Z. Wu","year":"2001","unstructured":"Wu, J.-Z., Lee, J.-K.: A bytecode optimizer to engineer bytecodes for performances. In: Midkiff, S.P., Moreira, J.E., Gupta, M., Chatterjee, S., Ferrante, J., Prins, J.F., Pugh, B., Tseng, C.-W. (eds.) LCPC 2000. LNCS, vol.\u00a02017, p. 377. Springer, Heidelberg (2001)"},{"unstructured":"You, Y.-P., Lee, C.-R., Lee, J.-K., Shih, W.-K.: Rea-Time Task Scheduling for Dynamically Variable Voltage Processors. In: IEEE workshop on Power Management for Real-Time and Embedded Systems (May 2001)","key":"4_CR39"},{"doi-asserted-by":"crossref","unstructured":"Zhang, W., Vijaykrishnan, N., Kandemir, M., Irwin, M.J., Duarte, D., Tsai, Y.: Exploiting VLIW Schedule Slacks for Dynamic and Leakage Energy Reduction. In: Proceedings of the Thirty-Fourth Annual International Symposium on Microarchitecture (MICRO-34), Austin, TX, December 2001, pp. 102\u2013113 (2001)","key":"4_CR40","DOI":"10.1109\/MICRO.2001.991109"}],"container-title":["Lecture Notes in Computer Science","Languages and Compilers for Parallel Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11596110_4","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,6]],"date-time":"2025-01-06T14:35:15Z","timestamp":1736174115000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11596110_4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540307815","9783540316121"],"references-count":40,"URL":"https:\/\/doi.org\/10.1007\/11596110_4","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2005]]}}}