{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T15:09:51Z","timestamp":1725548991115},"publisher-location":"Berlin, Heidelberg","reference-count":25,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540307815"},{"type":"electronic","value":"9783540316121"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/11596110_6","type":"book-chapter","created":{"date-parts":[[2005,12,15]],"date-time":"2005-12-15T05:39:40Z","timestamp":1134625180000},"page":"75-89","source":"Crossref","is-referenced-by-count":3,"title":["Compiler Optimizations with DSP-Specific Semantic Descriptions"],"prefix":"10.1007","author":[{"given":"Yung-Chia","family":"Lin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuan-Shin","family":"Hwang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jenq Kuen","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"6_CR1","doi-asserted-by":"crossref","unstructured":"Ayguade, E., Martorell, X., Labarta, J., Gonzalez, M., Navarro, N.: Exploiting multiple levels of parallelism in openmp: A case study. In: International Conference on Parallel Processing, pp. 172\u2013180 (1999)","DOI":"10.1109\/ICPP.1999.797402"},{"key":"6_CR2","doi-asserted-by":"crossref","unstructured":"Batten, D., Jinturkar, S., Glossner, J., Schulte, M., D\u2019Arcy, P.: A new approach to dsp intrinsic functions. In: Proceedings of the Hawaii International Conference on System Sciences, January 2000, pp. 908\u2013918 (2000)","DOI":"10.1109\/HICSS.2000.926967"},{"key":"6_CR3","unstructured":"Batten, D., Jinturkar, S., Glossner, J., Schulte, M., Peri, R., D\u2019Arcy, P.: Interaction between optimizations and a new type of dsp intrinsic function. In: Proceedings of the International Conference on Signal Processing Applications and Technology (ICSPAT 1999) (November 1999)"},{"key":"6_CR4","doi-asserted-by":"crossref","unstructured":"Bozkus, Z., Choudhary, A., Fox, G., Haupt, T., Ranka, S.: Fortran 90d\/hpf compiler for distributed memory mimd computers: design, implementation and performance results. In: Proceedings of Supercomputing 1993, November 1993, pp. 351\u2013360 (1993)","DOI":"10.1145\/169627.169750"},{"key":"6_CR5","doi-asserted-by":"crossref","unstructured":"Chang, R.G., Chuang, T.R., Lee, J.-K.: Efficient support of parallel sparse computation for array intrinsic functions of fortran 90. In: Proceedings of ACM International Conference on Supercomputing (July 1998)","DOI":"10.1145\/277830.277845"},{"key":"6_CR6","doi-asserted-by":"crossref","unstructured":"Chang, R.-G., Li, J.-S., Chuang, T.-R., Lee, J.K.: Probabilistic inference schemes for sparsity structures of fortran 90 array intrinsics. In: Proceedings of the 2001 International Conference on Parallel Processing (September 2001)","DOI":"10.1109\/ICPP.2001.952047"},{"key":"6_CR7","unstructured":"Chen, D., Zhao, W., Ru, H.: Design and implementation issues of intrinsic functions for embedded dsp processors. In: Proceedings of the ACM SIGPLAN International Conference on Signal Processing Applications and Technology (ICSPAT 1997), September 1997, pp. 505\u2013509 (1997)"},{"key":"6_CR8","doi-asserted-by":"crossref","unstructured":"Ghazal, N., Newton, R., Rabaey, J.: Predicting performance potential of modern dsps. In: Proceedings of IEEE\/ACM Design Automation Conference (DAC) (June 2000)","DOI":"10.1145\/337292.337431"},{"key":"6_CR9","unstructured":"SPAM Research Group. SPAM Compiler User\u2019s Manual (September 1997), http:\/\/www.ee.princeton.edu\/spam\/"},{"key":"6_CR10","unstructured":"Stanford Compiler Group. The SUIF Library (1994), http:\/\/suif.stanford.edu\/suif\/suif1\/docs\/suiftoc.html"},{"key":"6_CR11","doi-asserted-by":"crossref","unstructured":"Hadjiyiannis, G., Hanono, S., Devadas, S.: Isdl: An instruction set description language for retargetability. In: Proceedings of ACM\/IEEE Design Automation Conference (October 1997)","DOI":"10.1145\/266021.266108"},{"key":"6_CR12","doi-asserted-by":"crossref","unstructured":"Halambi, A., Grun, P., Ganesh, V., Khare, A., Dutt, N., Nicolau, A.: Expression: A language for architecture exploration through compiler\/ simulator retargetability. In: Proceedings of Design, Automation, and Test in Europe conference, DATE (1999)","DOI":"10.1145\/307418.307549"},{"key":"6_CR13","series-title":"Lecture Notes in Computer Science","volume-title":"Languages and Compilers for Parallel Computing","author":"G.-H. Hwang","year":"1998","unstructured":"Hwang, G.-H., Lee, J.K., Ju, D.-C.: Integrating automatic data alignment and array operation synthesis to optimize data parallel programs. In: Huang, C.-H., Sadayappan, P., Sehr, D. (eds.) LCPC 1997. LNCS, vol.\u00a01366. Springer, Heidelberg (1998)"},{"key":"6_CR14","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1006\/jpdc.1998.1481","volume":"54","author":"G.-H. Hwang","year":"1998","unstructured":"Hwang, G.-H., Lee, J.K., Ju, R.D.-C.: A functioncomposition approach to synthesize fortran 90 array operations. Journal of Parallel and Distributed Computing\u00a054, 1\u201347 (1998)","journal-title":"Journal of Parallel and Distributed Computing"},{"key":"6_CR15","unstructured":"Hwang, Y.-S., Chen, P.-S., Lee, J.-K., Ju, R.: Probabilistic points-to analysis. In: Proceedings of the 15th International Workshop on Languages and Compilers for Parallel Computing (LCPC 2001) (August 2001)"},{"key":"6_CR16","unstructured":"Texas Instruments Incorporated. TMS320C62x\/C67x CPU and Instruction Set. Texas Instuments Incorporated (1998), http:\/\/www.ti.com\/sc\/psheets\/spru189d\/spru189d.pdf"},{"key":"6_CR17","unstructured":"Jersak, M., Willems, M.: Fixed-point extended c compiler allows more efficient high-level programming of fixed-point dsps. In: Proceedings of the International Conference on Signal Processing Applications and Technology (ICSPAT 1998) (October 1998)"},{"key":"6_CR18","unstructured":"Glossner, J., Routenberg, D., Hokenek, E., Moudgill, M., Schulte, M., Balzola, P., Vassiliadis, S.: Towards a very high bandwidth wireless handheld device. Technical report, Sandbridge Technologies, Inc., White Paper (2001)"},{"key":"6_CR19","unstructured":"Krepp, B.: Dsp-oriented extension to ansi c. In: Proceedings of the International Conference on Signal Processing Applications and Technology (ICSPAT 1997), pp. 658\u2013664 (1997)"},{"key":"6_CR20","unstructured":"Kulkarni, A.K., Dube, A.: Benchmarking code generation methodologies for programmable digital signal processors (April 1997)"},{"key":"6_CR21","doi-asserted-by":"crossref","unstructured":"Leary, K., Waddington, W.: Dsp\/c: a standard high level language for dsp aad numeric processing. In: Proceedings of the International Conference on Acoustic, Speech, and Signal Processing, pp. 1065\u20131068 (1990)","DOI":"10.1109\/ICASSP.1990.116102"},{"key":"6_CR22","unstructured":"Lee, C., Lee, J.K., Hwang, T., Tsai, S.-C.: Compiler optimization on instruction scheduling for low power. In: Proceedings of the 13th International Symposium on System Synthesis, September 2000, pp. 55\u201360 (2000)"},{"key":"6_CR23","unstructured":"You, Y.-P., Lee, C.-R., Lee, J.-K., Shih, W.-K.: Real-time task scheduling for dynamically variable voltage processors. In: Proceedings of IEEE Workshop on Power Management for Real-Time and Embedded Systems (May 2001)"},{"key":"6_CR24","unstructured":"Zivojnovic, V., Pees, S., Meyr, H.: Lisa \u2013 machine description language and generic machine model for hw\/sw co-design. In: Proceedings of IEEE Workshop on VLSI Signal Processing (October 1996)"},{"key":"6_CR25","unstructured":"Zivojnovic, V., Velarde, J.M., Schlager, C., Meyr, H.: Dspstone, a dsp-oriented benchmarking methodology - final report. Technical report, Aachen University, Germany, Technical Report (August 1994)"}],"container-title":["Lecture Notes in Computer Science","Languages and Compilers for Parallel Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11596110_6","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,4,11]],"date-time":"2020-04-11T15:55:09Z","timestamp":1586620509000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11596110_6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540307815","9783540316121"],"references-count":25,"URL":"https:\/\/doi.org\/10.1007\/11596110_6","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2005]]}}}