{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,22]],"date-time":"2025-10-22T10:19:26Z","timestamp":1761128366015},"publisher-location":"Berlin, Heidelberg","reference-count":9,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540308072"},{"type":"electronic","value":"9783540322955"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/11596356_33","type":"book-chapter","created":{"date-parts":[[2005,11,22]],"date-time":"2005-11-22T01:49:24Z","timestamp":1132624164000},"page":"311-320","source":"Crossref","is-referenced-by-count":5,"title":["Hierarchical Graph: A New Cost Effective Architecture for Network on Chip"],"prefix":"10.1007","author":[{"given":"Alireza","family":"Vahdatpour","sequence":"first","affiliation":[]},{"given":"Ahmadreza","family":"Tavakoli","sequence":"additional","affiliation":[]},{"given":"Mohammad Hossein","family":"Falaki","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"33_CR1","unstructured":"ITRS. International technology roadmap for semiconductors - 2004 edition, \n                    \n                      http:\/\/public.itrs.net\/"},{"issue":"1","key":"33_CR2","doi-asserted-by":"crossref","first-page":"70","DOI":"10.1109\/2.976921","volume":"35","author":"L. Benini","year":"2002","unstructured":"Benini, L., De Micheli, G.: Networks on Chip: A New SoC paradigm. IEEE Computer\u00a035(1), 70\u201378 (2002)","journal-title":"IEEE Computer"},{"key":"33_CR3","doi-asserted-by":"crossref","unstructured":"Day, J.D., Zimmermann, H.: The OSI reference model. In: Proceedings of the IEEE, pp. 1334\u20131340 (December 1983)","DOI":"10.1109\/PROC.1983.12775"},{"key":"33_CR4","unstructured":"Kumar, S., et al.: A Network on Chip Architecture and Design Methodology. In: IEEE Computer Society Annual Symposium on VLSI, Pittsburgh, Pennsylvania, USA (April 2002)"},{"key":"33_CR5","unstructured":"Sun, Y.-R., Kumar, S., Jantsch, A.: Simulation and Evaluation for a Network on Chip Architecture Using Ns-2. In: Proceedings of 20th NORCHIP conference, Copenhagen (November 2002)"},{"key":"33_CR6","unstructured":"Ngo, V.-D., Choi, H.-W.: On Chip Network: Topology design and evaluation using NS2"},{"key":"33_CR7","doi-asserted-by":"crossref","unstructured":"Wiklund, D., Sathe, S., Liu, D.: Network on chip simulations for benchmarking. In: Proceedings of the International workshop on SoC for real-time applications, Banff, Canada (July 2004)","DOI":"10.1109\/IWSOC.2004.1319892"},{"key":"33_CR8","unstructured":"Kavaldjiev, N., Smit, G.J.M., Jansen, P.G.: A Virtual Channel Router for On-chip Networks. In: Proceedings of IEEE International SOC Conference, Santa ClaraSep, California (2004)"},{"key":"33_CR9","unstructured":"The network simulator - NS-2, \n                    \n                      http:\/\/www.isi.edu\/nsnam\/ns\/"}],"container-title":["Lecture Notes in Computer Science","Embedded and Ubiquitous Computing \u2013 EUC 2005"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11596356_33.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T02:54:40Z","timestamp":1619492080000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11596356_33"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540308072","9783540322955"],"references-count":9,"URL":"https:\/\/doi.org\/10.1007\/11596356_33","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2005]]}}}