{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T16:11:43Z","timestamp":1725552703515},"publisher-location":"Berlin, Heidelberg","reference-count":12,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540308072"},{"type":"electronic","value":"9783540322955"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/11596356_46","type":"book-chapter","created":{"date-parts":[[2005,11,22]],"date-time":"2005-11-22T06:49:24Z","timestamp":1132642164000},"page":"448-457","source":"Crossref","is-referenced-by-count":2,"title":["Path Concepts for a Reconfigurable Bit-Serial Synchronous Architecture"],"prefix":"10.1007","author":[{"given":"Florian","family":"Dittmann","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Achim","family":"Rettberg","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Raphael","family":"Weber","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"46_CR1","unstructured":"Rettberg, A., Lehmann, T., Zanella, M., Bobda, C.: Selbststeuernde rekonfigurierbare bit-serielle Pipelinearchitektur. Deutsches Patent- und Markenamt, patent-No. 10308510 (December 2004)"},{"key":"46_CR2","doi-asserted-by":"crossref","unstructured":"Rettberg, A., Zanella, M.C., Bobda, C., Lehmann, T.: A Fully Self-Timed Bit-Serial Pipeline Architecture for Embedded Systems. In: Proceedings of DATE, Munich, Germany, March 3-7 (2003)","DOI":"10.1109\/DATE.2003.1253767"},{"key":"46_CR3","doi-asserted-by":"crossref","unstructured":"Dittmann, F., Rettberg, A., Lehmann, T., Zanella, M.C.: Invariants for Distributed Local Control Elements of a New Synchronous Bit-Serial Architecture. In: Proceedings of the Delta, Perth, Australia, January 28-30 (2004)","DOI":"10.1109\/DELTA.2004.10049"},{"key":"46_CR4","doi-asserted-by":"crossref","unstructured":"Rettberg, A., Dittmann, F., Zanella, M.C., Lehmann, T.: Towards a High-Level Synthesis of Reconfigurable Bit-Serial Architectures. In: Proceedings of SBCCI, Sao Paulo, Brazil, September 8-11 (2003)","DOI":"10.1109\/SBCCI.2003.1232810"},{"key":"46_CR5","doi-asserted-by":"crossref","unstructured":"Wang, Z.: Fast algorithms for the discrete W transform and for the discrete Fourier transform. IEEE Trans. Acoust., Speech, Signal Proc.\u00a032 (August 1984)","DOI":"10.1109\/TASSP.1984.1164399"},{"key":"46_CR6","doi-asserted-by":"crossref","unstructured":"Chen, W., Smith, C., Fralick, S.: A fast computational algorithm for the discrete cosine transform. IEEE Transaction Commun.\u00a0COM-25 (1977)","DOI":"10.1109\/TCOM.1977.1093941"},{"key":"46_CR7","doi-asserted-by":"crossref","unstructured":"Bittner, R.A., Athanas, P.M.: Wormhole Run-time Reconfiguration. In: Proceedings of the 1997 ACM\/SIGDA FPGA, Monterey, CA, USA (February 1997)","DOI":"10.1145\/258305.258315"},{"key":"46_CR8","doi-asserted-by":"crossref","unstructured":"Bittner, R.A., Athanas, P.M., Musgrove, M.D.: Colt: An Experiment in Wormhole Run-Time Reconfiguration. In: Photonics East, Conference on High-Speed Computing, Digital Signal Processing, and Filtering Using FPGAs, Boston, MA, USA (November 1996)","DOI":"10.1117\/12.255815"},{"key":"46_CR9","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"565","DOI":"10.1007\/978-3-540-45234-8_55","volume-title":"Field Programmable Logic and Application","author":"B. Blodget","year":"2003","unstructured":"Blodget, B., James-Roxby, P., Keller, E., McMillian, S., Sundararajan, P.: A Self-reconfiguring Platform. In: Y. K. Cheung, P., Constantinides, G.A. (eds.) FPL 2003. LNCS, vol.\u00a02778, pp. 565\u2013574. Springer, Heidelberg (2003)"},{"issue":"5","key":"46_CR10","doi-asserted-by":"publisher","first-page":"547","DOI":"10.1109\/TC.1987.1676939","volume":"36","author":"W.J. Dally","year":"1987","unstructured":"Dally, W.J., Seitz, C.L.: Deadlock-free message routing in multiprocessor interconnection networks. IEEE Trans. Comput.\u00a036(5), 547\u2013553 (1987)","journal-title":"IEEE Trans. Comput."},{"key":"46_CR11","doi-asserted-by":"crossref","unstructured":"Rettberg, A., Zanella, M.C., Lehmann, T., Bobda, C.: A New Approach of a Self-Timed Bit-Serial Synchronous Pipeline Architecture. In: Proceedings of RSP Workshop, San Diego, CA, USA, June 9-11 (2003)","DOI":"10.1109\/IWRSP.2003.1207032"},{"key":"46_CR12","doi-asserted-by":"crossref","unstructured":"Lee, B.G.: A New Algorithm to Compute the Discrete Cosine Transform. IEEE Trans. ASSP-32 (December 1984)","DOI":"10.1109\/TASSP.1984.1164443"}],"container-title":["Lecture Notes in Computer Science","Embedded and Ubiquitous Computing \u2013 EUC 2005"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11596356_46.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,17]],"date-time":"2020-11-17T20:03:24Z","timestamp":1605643404000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11596356_46"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540308072","9783540322955"],"references-count":12,"URL":"https:\/\/doi.org\/10.1007\/11596356_46","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2005]]}}}