{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T16:12:04Z","timestamp":1725552724602},"publisher-location":"Berlin, Heidelberg","reference-count":16,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540308072"},{"type":"electronic","value":"9783540322955"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/11596356_47","type":"book-chapter","created":{"date-parts":[[2005,11,22]],"date-time":"2005-11-22T06:49:24Z","timestamp":1132642164000},"page":"458-468","source":"Crossref","is-referenced-by-count":3,"title":["An FPGA-Based Parallel Accelerator for Matrix Multiplications in the Newton-Raphson Method"],"prefix":"10.1007","author":[{"given":"Xizhen","family":"Xu","sequence":"first","affiliation":[]},{"given":"Sotirios G.","family":"Ziavras","sequence":"additional","affiliation":[]},{"given":"Tae-Gyu","family":"Chang","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"47_CR1","doi-asserted-by":"crossref","unstructured":"Wirthlin, M.J., Hutchings, B.L., Gilson, K.L.: The Nano Processor: a Low Resource Reconfigurable Processor. In: Proc. IEEE FPGAs Custom Comput., March 1994, pp. 22\u201330 (1994)","DOI":"10.1109\/FPGA.1994.315595"},{"key":"47_CR2","unstructured":"Wang, X., Ziavras, S.G.: Performance Optimization of an FPGA-Based Configurable Multiprocessor for Matrix Operations. In: IEEE Intern. Conf. Field-Programmable Tech., Tokyo (December 2003)"},{"key":"47_CR3","doi-asserted-by":"crossref","unstructured":"Leong, P.H.W., Sham, C.W., Wong, W.C., Wong, H.Y., Yuen, W.S., Leong, M.P.: A Bitstream Reconfigurable FPGA Implementation of the WSAT Algorithm. IEEE Trans. VLSI Syst.\u00a09(1) (February 2001)","DOI":"10.1109\/92.920833"},{"key":"47_CR4","doi-asserted-by":"crossref","unstructured":"Zhuo, L., Prasanna, V.K.: Scalable and Modular Algorithms for Floating-Point Matrix Multiplication on FPGAs. In: 18th Intern. Parallel Distr. Proc. Symp. (April 2004)","DOI":"10.1109\/TPDS.2007.1001"},{"key":"47_CR5","doi-asserted-by":"crossref","unstructured":"Dou, Y., Vassiliadis, S., Kuzmanov, G.K., Gaydadjiev, G.N.: 64-bit Floating-Point FPGA Matrix Multiplication. In: 2005 ACM\/SIGDA 13th Intern. Symp. FPGAs (February 2005)","DOI":"10.1145\/1046192.1046204"},{"key":"47_CR6","unstructured":"Underwood, K.D., Hemmert, K.S.: Closing the Gap: CPU and FPGA Trends in Sustainable Floating-Point BLAS Performance. In: IEEE Symp. Field-Progr. Custom Comput. Mach. (April 2004)"},{"key":"47_CR7","unstructured":"Wildstar II Hardware Reference Manual, Annapolis Microsystems, Inc., Annapolis, MD (2004)"},{"key":"47_CR8","unstructured":"Quixilica Floating Point FPGA Cores Datasheet, QinetiQ Ltd. (2004)"},{"key":"47_CR9","doi-asserted-by":"crossref","first-page":"197","DOI":"10.1007\/978-1-4684-6357-6_12","volume-title":"Numerical Algorithms for Modern Parallel Computer Architectures","author":"R. Schreiber","year":"1988","unstructured":"Schreiber, R.: Numerical Algorithms for Modern Parallel Computer Architectures, pp. 197\u2013208. Springer, New York (1988)"},{"key":"47_CR10","doi-asserted-by":"crossref","unstructured":"Jin, D., Ziavras, S.: A Super-Programming Approach for Mining Association Rules in Parallel on PC Clusters. IEEE Trans. on Parallel Distr. Systems\u00a015(9) (September 2004)","DOI":"10.1109\/TPDS.2004.37"},{"key":"47_CR11","unstructured":"Performance Benchmarks for Intel Math Kernel Library, Intel Corporation White Paper (2003)"},{"key":"47_CR12","unstructured":"http:\/\/www.intel.com\/pressroom\/kits\/quickreffam.htm#Xeon"},{"issue":"4","key":"47_CR13","doi-asserted-by":"publisher","first-page":"319","DOI":"10.1002\/cpe.748","volume":"16","author":"X. Wang","year":"2004","unstructured":"Wang, X., Ziavras, S.G.: Parallel LU Factorization of Sparse Matrices on FPGA-Based Configurable Computing Engines. Concurrency and Computation: Practice and Experience\u00a016(4), 319\u2013343 (2004)","journal-title":"Concurrency and Computation: Practice and Experience"},{"key":"47_CR14","unstructured":"Xu, X., Ziavras, S.G.: A Hierarchically-Controlled SIMD Machine for 2D DCT on FPGAs. In: IEEE International Systems-On-Chip Conference, Washington, DC (September 2005)"},{"key":"47_CR15","unstructured":"Wang, X., Ziavras, S.G.: Parallel Direct Solution of Linear Equations on FPGA-Based Machines. In: Workshop on Parallel and Distributed Real-Time Systems (in conjunction with the 17th Annual IEEE International Parallel and Distributed Processing Symposium), Nice, France (April 2003)"},{"issue":"11","key":"47_CR16","doi-asserted-by":"crossref","first-page":"1449","DOI":"10.1109\/TPAS.1967.291823","volume":"-86","author":"W.F. Tinney","year":"1967","unstructured":"Tinney, W.F., Hart, C.E.: Power Flow Solution by Newton\u2019s Method. IEEE Trans. AS, PAS-86(11), 1449\u20131460 (1967)","journal-title":"IEEE Trans. AS, PAS"}],"container-title":["Lecture Notes in Computer Science","Embedded and Ubiquitous Computing \u2013 EUC 2005"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11596356_47.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,17]],"date-time":"2020-11-17T20:03:24Z","timestamp":1605643404000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11596356_47"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540308072","9783540322955"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/11596356_47","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2005]]}}}