{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,24]],"date-time":"2025-10-24T16:29:54Z","timestamp":1761323394962},"publisher-location":"Berlin, Heidelberg","reference-count":14,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540308812"},{"type":"electronic","value":"9783540322979"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/11599555_17","type":"book-chapter","created":{"date-parts":[[2005,11,29]],"date-time":"2005-11-29T13:43:33Z","timestamp":1133271813000},"page":"150-159","source":"Crossref","is-referenced-by-count":6,"title":["On Using Locking Caches in Embedded Real-Time Systems"],"prefix":"10.1007","author":[{"given":"A. Mart\u00ed","family":"Campoy","sequence":"first","affiliation":[]},{"given":"E.","family":"Tamura","sequence":"additional","affiliation":[]},{"given":"S.","family":"S\u00e1ez","sequence":"additional","affiliation":[]},{"given":"F.","family":"Rodr\u00edguez","sequence":"additional","affiliation":[]},{"given":"J. V.","family":"Busquets-Mataix","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"17_CR1","doi-asserted-by":"publisher","first-page":"284","DOI":"10.1049\/sej.1993.0034","volume":"8","author":"A.N. Audsley","year":"1993","unstructured":"Audsley, A.N., Burns, A., Richardson, M., Tindell, K.: Applying new scheduling theory to static priority pre-emptive scheduling. Software Engineering Journal\u00a08, 284\u2013292 (1993)","journal-title":"Software Engineering Journal"},{"key":"17_CR2","doi-asserted-by":"publisher","first-page":"271","DOI":"10.1109\/EMWRTS.1996.557940","volume-title":"Proc. of the Eighth Euromicro Workshop on Real-Time Systems","author":"J.V. Busquets-Mataix","year":"1996","unstructured":"Busquets-Mataix, J.V., Wellings, A.J., Serrano-Martin, J.J., Ors-Carot, R., Gil, P.: Adding instruction cache effect to an exact schedulability analysis of preemptive real-time systems. In: Proc. of the Eighth Euromicro Workshop on Real-Time Systems, pp. 271\u2013276. IEEE Computer Society Press, Los Alamitos (1996)"},{"key":"17_CR3","doi-asserted-by":"publisher","first-page":"53","DOI":"10.1109\/12.743411","volume":"48","author":"C.A. Healy","year":"1999","unstructured":"Healy, C.A., Arnold, R.D., Mueller, F., Harmon, M.G., Walley, D.B.: Bounding pipeline and instruction cache performance. IEEE Trans. Comput.\u00a048, 53\u201370 (1999)","journal-title":"IEEE Trans. Comput."},{"key":"17_CR4","doi-asserted-by":"crossref","DOI":"10.7551\/mitpress\/1090.001.0001","volume-title":"Adaptation in Natural and Artificial Systems","author":"J.H. Holland","year":"1992","unstructured":"Holland, J.H.: Adaptation in Natural and Artificial Systems. MIT Press, Cambridge (1992)"},{"key":"17_CR5","doi-asserted-by":"crossref","first-page":"229","DOI":"10.1109\/REAL.1989.63574","volume-title":"Proc. of the 10th IEEE Real-Time Systems Symposium","author":"D.B. Kirk","year":"1989","unstructured":"Kirk, D.B.: SMART (Strategic Memory Allocation for Real-Time) cache design. In: Proc. of the 10th IEEE Real-Time Systems Symposium, pp. 229\u2013237. IEEE Computer Society Press, Los Alamitos (1989)"},{"key":"17_CR6","first-page":"187","volume-title":"Proc. of the 18th IEEE Real-Time Systems Symposium (RTSS 1997)","author":"C.-G. Lee","year":"1997","unstructured":"Lee, C.-G., Hahn, J., Seo, Y.-M., Min, S.L., Ha, R., Hong, S., Park, C.Y., Lee, M.C., Kim, S.: Enhanced analysis of cache-related preemption delay in fixed-priority preemptive scheduling. In: Proc. of the 18th IEEE Real-Time Systems Symposium (RTSS 1997), pp. 187\u2013198. IEEE Computer Society Press, Los Alamitos (1997)"},{"key":"17_CR7","doi-asserted-by":"publisher","first-page":"254","DOI":"10.1109\/REAL.1996.563722","volume-title":"Proc. of the 17th IEEE Real-Time Systems Symposium (RTSS 1996)","author":"Y.-T.S. Li","year":"1996","unstructured":"Li, Y.-T.S., Malik, S., Wolfe, A.: Cache modeling for real-time software: beyond direct mapped instruction caches. In: Proc. of the 17th IEEE Real-Time Systems Symposium (RTSS 1996), pp. 254\u2013263. IEEE Computer Society Press, Los Alamitos (1996)"},{"key":"17_CR8","doi-asserted-by":"publisher","first-page":"593","DOI":"10.1109\/32.392980","volume":"21","author":"S.-S. Lim","year":"1995","unstructured":"Lim, S.-S., Bae, Y.H., Jang, G.T., Rhee, B.-D., Min, S.L., Park, C.Y., Shin, H., Park, K., Moon, S.-M., Kim, C.S.: An accurate worst case timing analysis for RISC processors. IEEE Trans. Softw. Eng.\u00a021, 593\u2013604 (1995)","journal-title":"IEEE Trans. Softw. Eng."},{"key":"17_CR9","first-page":"271","volume-title":"Proc. of the IASTED International Symposia Applied Informatics","author":"A. Mart Campoy","year":"2001","unstructured":"Mart Campoy, A., P\u00e9rez Jim\u00e9nez, A., Perles Ivars, A., Busquets Mataix, J.V.: Using genetic algorithms in content selection for locking-caches. In: Proc. of the IASTED International Symposia Applied Informatics, pp. 271\u2013276. Acta Press, Innsbruck (2001)"},{"key":"17_CR10","doi-asserted-by":"crossref","unstructured":"Marti Campoy, A., Perles Ivars, A., Busquets Mataix, J.V.: Static Use of Locking Caches in Multitask Preemptive Real-Time Systems. In: Proceedings of the IEEE\/IEE Real-Time Embedded Systems Workshop (Satellite of the 22nd IEEE Real-Time Systems Symposium), London, UK (December 2001)","DOI":"10.3182\/20020721-6-ES-1901.00974"},{"key":"17_CR11","volume-title":"Proceedings of the 15th Triennial World Congress of the International Federation of Automatic Control","author":"A. Marti Campoy","year":"2002","unstructured":"Marti Campoy, A., Perles Ivars, A., Busquets Mataix, J.V.: Dynamic Use of Locking Caches in Multitask, Preemptive Real-Time Systems. In: Proceedings of the 15th Triennial World Congress of the International Federation of Automatic Control, July 2002. Elsevier Science, Barcelona (2002)"},{"key":"17_CR12","doi-asserted-by":"publisher","first-page":"19","DOI":"10.1007\/BF00365519","volume":"11","author":"I. Ripoll","year":"1996","unstructured":"Ripoll, I., Crespo, A., Mok, A.: Improvement in feasibility testing for real-time tasks. Journal of Real-Time Systems\u00a011, 19\u201340 (1996)","journal-title":"Journal of Real-Time Systems"},{"key":"17_CR13","doi-asserted-by":"publisher","first-page":"875","DOI":"10.1109\/32.29487","volume":"15","author":"A.C. Shaw","year":"1989","unstructured":"Shaw, A.C.: Reasoning about time in higher-level language software. IEEE Trans. Softw. Eng.\u00a015, 875\u2013889 (1989)","journal-title":"IEEE Trans. Softw. Eng."},{"key":"17_CR14","unstructured":"Tamura, E., Rodr\u00edguez, F., Busquets-Mataix, J.V., Mart\u00ed Campoy, A.: High Performance Memory Architectures with Dynamic Locking Cache for Real-Time Systems. In: Proc. of the Work-In-Progress session of the 16th Euromicro Conference on Real-Time Systems. Available as Technical Report from the University of Nebraska-Lincoln, Department of Computer Science and Engineering (TRUNL-CSE-2004-0010), 1\u20134 (2004)"}],"container-title":["Lecture Notes in Computer Science","Embedded Software and Systems"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11599555_17.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,5]],"date-time":"2023-05-05T17:12:27Z","timestamp":1683306747000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11599555_17"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540308812","9783540322979"],"references-count":14,"URL":"https:\/\/doi.org\/10.1007\/11599555_17","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2005]]}}}