{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T15:56:54Z","timestamp":1725551814185},"publisher-location":"Berlin, Heidelberg","reference-count":17,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540308812"},{"type":"electronic","value":"9783540322979"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/11599555_30","type":"book-chapter","created":{"date-parts":[[2005,11,29]],"date-time":"2005-11-29T08:43:33Z","timestamp":1133253813000},"page":"299-309","source":"Crossref","is-referenced-by-count":0,"title":["Microprocessor Based Self Schedule and Parallel BIST for System-On-a-Chip"],"prefix":"10.1007","author":[{"given":"Danghui","family":"Wang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaoya","family":"Fan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Deyuan","family":"Gao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shengbing","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jianfeng","family":"An","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"unstructured":"VISA. VSI Alliance Test Access Architecture Version1.0 (TST 21.0) (September 2001), http:\/\/www.vsi.org","key":"30_CR1"},{"unstructured":"Dc, K.: Test Methodology for Embedded Cores Which Protects Intellectual Property. In: VLSI Test Sym., pp. 2\u20139 (1997)","key":"30_CR2"},{"doi-asserted-by":"crossref","unstructured":"Touba, N., Pouya, B.: Testing Embedded Cores Using Partial Isolation Rings. In: VLSI Test Sym., pp. 10\u201316 (1997)","key":"30_CR3","DOI":"10.1109\/VTEST.1997.599435"},{"doi-asserted-by":"crossref","unstructured":"Benabdenbi, M., Maroufi, W., Marzouki, M.: CAS-BUS:a Test Access Mechanism and a Toolbos Environment for Core-based System Chip Testing. Journal of Electronic Test: Theory and Application (2002)","key":"30_CR4","DOI":"10.1007\/978-1-4757-6527-4_6"},{"doi-asserted-by":"crossref","unstructured":"Marinissen, E.J., Arendsen, R., Bos, G., Dingenmanse, H., Lousberg, M., Wouters, C.: A Structured And Scalable Mechanism for Test Access to Embedded Reusable Cores. In: Proceedings IEEE International Test Conference (ITC), pp. 284\u2013293 (1998)","key":"30_CR5","DOI":"10.1109\/TEST.1998.743166"},{"issue":"8","key":"30_CR6","doi-asserted-by":"publisher","first-page":"863","DOI":"10.1109\/43.856974","volume":"19","author":"I. Ghosh","year":"2000","unstructured":"Ghosh, I., Dey, S., Jha, N.K.: A Fast and Low-Cost Testing Technique for Core-Based System-Chips. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems\u00a019(8), 863\u2013877 (2000)","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"unstructured":"Zorian, Y.: System-on-Chip: Embedded Test in Practice. In: The 12th Asia Test Symposium Tutorial (2003)","key":"30_CR7"},{"key":"30_CR8","first-page":"283","volume":"18","author":"E.J. Marinissen","year":"2002","unstructured":"Marinissen, E.J., Kapur, R., Lousberg, M., Mclaurin, T., Ricchetti, M., Zorian, Y.: On IEEE P1500\u2019s Standard for Embedded Core Test. Journal of Electronic Testing: Theory and Application\u00a018, 283\u2013365 (2002)","journal-title":"Journal of Electronic Testing: Theory and Application"},{"doi-asserted-by":"crossref","unstructured":"Koranne, S.: A Novel Reconfigurable Wrapper for Testing of Embedded Core-Bsed SOCs and its AsSOCiated Scheduling Algorithm. Journal of Electronic Testing: Theory and Application\u00a018(4-5) (2002)","key":"30_CR9","DOI":"10.1007\/978-1-4757-6527-4_4"},{"doi-asserted-by":"crossref","unstructured":"Larsson, E., Peng, Z.: Testing Scheduling and Scan-Chain Division Under Power Constraint. In: IEEE Proc. Asia Test Symposium, pp. 259\u2013264 (2001)","key":"30_CR10","DOI":"10.1109\/ATS.2001.990292"},{"doi-asserted-by":"crossref","unstructured":"Sugihara, M., Date, H., Yasuura, H.: A Novel Test Methodology for Core-Based System LSIs and a Testing Time Minimization Problem. In: IEEE Proc. International Test Conference, pp. 465\u2013472 (1998)","key":"30_CR11","DOI":"10.1109\/TEST.1998.743187"},{"issue":"3","key":"30_CR12","doi-asserted-by":"publisher","first-page":"427","DOI":"10.1109\/92.929577","volume":"9","author":"W. Jiang","year":"2001","unstructured":"Jiang, W., Vinnakota, B.: Defect-Oriented Test Scheduling. IEEE Transactions on VLSI Systems\u00a09(3), 427\u2013438 (2001)","journal-title":"IEEE Transactions on VLSI Systems"},{"key":"30_CR13","first-page":"391","volume":"11","author":"T.J. Chakraborty","year":"2000","unstructured":"Chakraborty, T.J.: Test Scheduling for Core-Based Systems. Computer-Aided Design\u00a011, 391\u2013394 (2000)","journal-title":"Computer-Aided Design"},{"key":"30_CR14","doi-asserted-by":"publisher","first-page":"18","DOI":"10.1109\/MDT.2002.1018130","volume":"19","author":"A. Krstic","year":"2002","unstructured":"Krstic, A., Chen, L., Lai, W.-C., Cheng, K.-T., Dey, S.: Embedded Software-Based Self-Test for Programmable Core-Based Designs. IEEE Design & Test of Computer\u00a019, 18\u201327 (2002)","journal-title":"IEEE Design & Test of Computer"},{"doi-asserted-by":"crossref","unstructured":"Papachristou, C.A., Martin, F., Nourani, M.: Microprocessor Based Testing for Core-Based System on Chip. In: Proceeding of Design and Automaton Conference, pp. 586\u2013591 (1999)","key":"30_CR15","DOI":"10.1145\/309847.310004"},{"unstructured":"IEEE P1500 Standard for Embedded Core Test (2003), http:\/\/grouper.ieee.org\/group\/1500","key":"30_CR16"},{"unstructured":"Zou, W., Reddy, S.M., Pomeranz, I., Hhuang, Y.: SOC Test Scheduling Using Simulated Annealing. In: Proceedings of the 21st IEEE VLSI Test Symposium, pp. 325\u2013330 (2003)","key":"30_CR17"}],"container-title":["Lecture Notes in Computer Science","Embedded Software and Systems"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11599555_30.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T03:00:23Z","timestamp":1619492423000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11599555_30"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540308812","9783540322979"],"references-count":17,"URL":"https:\/\/doi.org\/10.1007\/11599555_30","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2005]]}}}