{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T15:57:10Z","timestamp":1725551830997},"publisher-location":"Berlin, Heidelberg","reference-count":17,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540308812"},{"type":"electronic","value":"9783540322979"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/11599555_36","type":"book-chapter","created":{"date-parts":[[2005,11,29]],"date-time":"2005-11-29T13:43:33Z","timestamp":1133271813000},"page":"373-385","source":"Crossref","is-referenced-by-count":1,"title":["Dynamic Co-allocation of Level One Caches"],"prefix":"10.1007","author":[{"given":"Lingling","family":"Jin","sequence":"first","affiliation":[]},{"given":"Wei","family":"Wu","sequence":"additional","affiliation":[]},{"given":"Jun","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Chuanjun","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Youtao","family":"Zhang","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"36_CR1","doi-asserted-by":"crossref","unstructured":"Alameldeen, A., Wood, D.: Adaptive cache compression for high-performance processors. In: ISCA, pp. 212\u2013223 (2004)","DOI":"10.1109\/ISCA.2004.1310776"},{"key":"36_CR2","doi-asserted-by":"crossref","unstructured":"Balasubramonian, R., Albonesi, D., Buyuktosunoglu, A., Dwarkadas, S.: Memory Hierarchy Reconfiguration for Energy and Performance in General-Purpose Processor Architectures. In: Micro, pp. 245\u2013257 (2000)","DOI":"10.1145\/360128.360153"},{"key":"36_CR3","doi-asserted-by":"crossref","unstructured":"Burger, D., Austin, T.: The SimpleScalar Tool Set, Version 2.0. Technical Report 1342, Univ. of Wisconsin-Madison, Comp. Sci. Dept. (1997)","DOI":"10.1145\/268806.268810"},{"issue":"5","key":"36_CR4","doi-asserted-by":"publisher","first-page":"323","DOI":"10.1145\/363095.363141","volume":"11","author":"P. Denning","year":"1968","unstructured":"Denning, P.: The working set model for program behavior. Communications of the ACM\u00a011(5), 323\u2013333 (1968)","journal-title":"Communications of the ACM"},{"key":"36_CR5","doi-asserted-by":"crossref","unstructured":"Drach, N., Seznec, A.: Semi-unified caches. In: ICPP, pp. 25\u201328 (1993)","DOI":"10.1109\/ICPP.1993.162"},{"key":"36_CR6","doi-asserted-by":"crossref","unstructured":"Karkhanis, T., Smith, J.: A first-order superscalar processor model. In: ISCA, pp. 338\u2013349 (2004)","DOI":"10.1109\/ISCA.2004.1310786"},{"key":"36_CR7","doi-asserted-by":"crossref","unstructured":"Kharbutli, M., Irwin, K., Solihin, Y., Lee, J.: Using prime numbers for cache indexing to eliminate conflict misses. In: HPCA, pp. 288\u2013299 (2004)","DOI":"10.1109\/HPCA.2004.10015"},{"key":"36_CR8","doi-asserted-by":"crossref","unstructured":"Nesbit, K.J., Smith, J.E.: Data cache prefetching using a global history buffer. In: HPCA, pp. 96\u2013105 (2004)","DOI":"10.1109\/HPCA.2004.10030"},{"key":"36_CR9","doi-asserted-by":"crossref","unstructured":"Ranganathan, P., Adve, S., Jouppi, N.: Reconfigurable caches and their application to media processing. In: ISCA, pp. 214\u2013224 (2000)","DOI":"10.1145\/339647.339685"},{"key":"36_CR10","doi-asserted-by":"crossref","unstructured":"Sherwood, T., Perelman, E., Hamerly, G., Calder, B.: Automatically Characterizing Large Scale Program Behavior. In: ASPLOS, pp. 45\u201357 (2002)","DOI":"10.1145\/605397.605403"},{"key":"36_CR11","unstructured":"Shivakumar, P., Jouppi, N.P.: CACTI 3.0 An Integrated Cache Timing, Power, and Area Model. WRL Research Report (2001)"},{"key":"36_CR12","doi-asserted-by":"crossref","unstructured":"Suh, G.E., Devadas, S., Rudolph, L.: A new memory monitoring scheme for memory-aware scheduling and partitioning. In: HPCA, pp. 117\u2013128 (2002)","DOI":"10.1109\/HPCA.2002.995703"},{"key":"36_CR13","doi-asserted-by":"crossref","unstructured":"Yang, J., Zhang, Y., Gupta, R.: Frequent value compression in data caches. In: MICRO, pp. 258\u2013265 (2000)","DOI":"10.1145\/360128.360154"},{"key":"36_CR14","doi-asserted-by":"crossref","unstructured":"Zhang, C., Vahid, F., Najjar, W.: A highly configurable cache architecture for embedded systems. In: ISCA, pp. 136\u2013146 (2003)","DOI":"10.1145\/859618.859635"},{"key":"36_CR15","unstructured":"Understanding the detailed architecture of the AMD\u2019s 64 bit core, http:\/\/www.chip-architect.com\/news\/2003_09_21_Detailed_Architecture_of_AMDs_64bit_Core.html#3"},{"key":"36_CR16","unstructured":"Intel, Intel Pentium III Processor for the SC242 at 450 MHz to 1.0 GHz Datasheet, http:\/\/www.intel.com\/design\/pentiumiii\/datashts\/244452.htm"},{"key":"36_CR17","unstructured":"CPU Comparison, http:\/\/www.pantherproducts.co.uk\/Articles\/CPU\/CPU%20Comparison.shtml"}],"container-title":["Lecture Notes in Computer Science","Embedded Software and Systems"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11599555_36.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T07:00:26Z","timestamp":1619506826000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11599555_36"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540308812","9783540322979"],"references-count":17,"URL":"https:\/\/doi.org\/10.1007\/11599555_36","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2005]]}}}