{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T15:56:51Z","timestamp":1725551811780},"publisher-location":"Berlin, Heidelberg","reference-count":14,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540308812"},{"type":"electronic","value":"9783540322979"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/11599555_57","type":"book-chapter","created":{"date-parts":[[2005,11,29]],"date-time":"2005-11-29T13:43:33Z","timestamp":1133271813000},"page":"596-607","source":"Crossref","is-referenced-by-count":0,"title":["Power Consumption Analysis of Embedded Multimedia Application"],"prefix":"10.1007","author":[{"given":"Juan","family":"Chen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yong","family":"Dong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Huizhan","family":"Yi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xuejun","family":"Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"57_CR1","unstructured":"Liao, W., He, L.: Power Modeling and Reduction of VLIW Processors. In: The Proceedings of Workshop on Compilers and Operating Systems for Low Power, in conjunction with International Conference on Parallel Architectures and Compilation Techniques (2001)"},{"key":"57_CR2","unstructured":"http:\/\/eda.ee.ucla.edu\/PowerImpact\/"},{"key":"57_CR3","unstructured":"Yang, H.: Ph D. dissertation. Power-Aware Compilation Techniques for High Performance Processors. The Department of Computer Engineering, the University of Delware, USA, winter (2004)"},{"key":"57_CR4","doi-asserted-by":"crossref","unstructured":"Liao, W., Basile, J., He, L.: Leakage Power Modeling and Reduction with Data Retention. In: The Proceedings of International Conference on Computer Aided Design (2002)","DOI":"10.1145\/774572.774677"},{"key":"57_CR5","doi-asserted-by":"crossref","unstructured":"Bishop, B., Kelliher, T.P., Irwin, M.J.: A Detailed Analysis of MediaBench. In: The Proceedings of Workshop on Signal Processing Systems, Taipei, Taiwan, October 1999, pp. 448\u2013455 (1999)","DOI":"10.1109\/SIPS.1999.822350"},{"key":"57_CR6","unstructured":"Lee, C., Potkonjak, M., Mangione-Smith, W.H.: MediaBench: A Tool for Evaluating and Synthesizing Multimedia and Communications Systems. In: The Proceedings of 30th Annual International Symposium on Microarchitecture (Micro 1997), Research Triangle Park, NC, December 01-03, p. 330 (1997)"},{"key":"57_CR7","doi-asserted-by":"crossref","unstructured":"Brooks, D., Tiwari, V., Martsoni, M.: Wattch: A Framework for Architectural-Level Power Analysis and Optimizations. In: The Proceedings of 27th International Symposium on Computer Architecture (ISCA 2000) (June 2000)","DOI":"10.1145\/339647.339657"},{"key":"57_CR8","unstructured":"Interl\u2019s Grove warns of the end of Moore\u2019s Law, http:\/\/www.theinquirer.net\/?article=6677"},{"key":"57_CR9","unstructured":"http:\/\/www.trimaran.org\/ftp\/MEDIA.tgz"},{"key":"57_CR10","unstructured":"http:\/\/www.trimaran.org\/ftp\/SPECint00.tgz"},{"key":"57_CR11","doi-asserted-by":"crossref","unstructured":"Flinn, J., Satyanarayanan, M.: Energy-Aware Adaptation for Mobile Applications. In: The Proceedings of the 17th ACM Symposium on Operating Systems Principles (SOSP 1999), Kiawah Island Resort, SC, December 1999, pp. 48\u201363 (1999)","DOI":"10.1145\/319151.319155"},{"key":"57_CR12","doi-asserted-by":"crossref","unstructured":"Chang, P.P., Mahlke, S.A., Chen, W.Y., Warter, N.J., Hwu, W.: IMPACT: An Architectural Framework for Multiple-Instruction-Issue Processors. In: The Proceedings of International Symposium on Computer Architecture (May 1991)","DOI":"10.1145\/115952.115979"},{"key":"57_CR13","unstructured":"Burger, D., Austin, T.M., Bennett, S.: Evaluating Future Microprocessors: The SimpleScalar Tool Set. University of Wisconsin-Madison, Technical Report: CS-TR-96-1308 (July 1996)"},{"key":"57_CR14","doi-asserted-by":"crossref","unstructured":"Pant, M., Pant, P., Wills, D., Tiwari, V.: An Architectural Solution for the Inductive Noise Problem due to Clock-gating. In: The Proceedings of International Symposium on Low Power Electronics and Design, pp. 255\u2013257 (1999)","DOI":"10.1145\/313817.313938"}],"container-title":["Lecture Notes in Computer Science","Embedded Software and Systems"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11599555_57.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T07:00:36Z","timestamp":1619506836000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11599555_57"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540308812","9783540322979"],"references-count":14,"URL":"https:\/\/doi.org\/10.1007\/11599555_57","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2005]]}}}