{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T15:57:21Z","timestamp":1725551841130},"publisher-location":"Berlin, Heidelberg","reference-count":18,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540308812"},{"type":"electronic","value":"9783540322979"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/11599555_67","type":"book-chapter","created":{"date-parts":[[2005,11,29]],"date-time":"2005-11-29T13:43:33Z","timestamp":1133271813000},"page":"708-719","source":"Crossref","is-referenced-by-count":1,"title":["The Optimal Profile-Guided Greedy Dynamic Voltage Scaling in Real-Time Applications"],"prefix":"10.1007","author":[{"given":"Huizhan","family":"Yi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xuejun","family":"Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Juan","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"67_CR1","unstructured":"ITRS. International Technology Roadmap for Semiconductors 2003, edn. Can get, from http:\/\/public.itrs.net"},{"key":"67_CR2","unstructured":"Lahiri, K.: Battery-Driven System Design: A New Frontier in Low Power Design.ASP-DAC\/VLSI Design, January 07 - 11, Bangalore, India (2002)"},{"key":"67_CR3","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"215","DOI":"10.1007\/3-540-44467-X_20","volume-title":"High Performance Computing - HiPC 2000","author":"T. Mudge","year":"2000","unstructured":"Mudge, T.: Power: A First Class Design Constraint for Future Architectures. In: Prasanna, V.K., Vajapeyam, S., Valero, M. (eds.) HiPC 2000. LNCS, vol.\u00a01970, pp. 215\u2013224. Springer, Heidelberg (2000)"},{"key":"67_CR4","doi-asserted-by":"crossref","unstructured":"Burd, T., Pering, T., Stratakos, A., Brodersen, R.: A Dynamic Voltage Scaled Microprocess- or System. In: Proc. of IEEE International Solid-State Circuits Conference, pp. 294\u2013295 (2000)","DOI":"10.1109\/4.881202"},{"key":"67_CR5","doi-asserted-by":"crossref","unstructured":"Krishna, C.M., Lee, Y.-H.: Voltage-Clock-Scaling Adaptive Scheduling Techniques for Low Power in Hard Real-Time Systems. IEEE Transactions On Computers\u00a052(12) (December 2003)","DOI":"10.1109\/TC.2003.1252854"},{"key":"67_CR6","unstructured":"Mosse, D., Aydin, H., Childers, B.R., Melhem, R.: Compiler-Assisted Dynamic Power- Aware Scheduling for Real-Time Applications. In: Workshop on Compilers and Operating Systems for Low-Power (COLP 2000), Philadelphia, PA (October 2000)"},{"key":"67_CR7","unstructured":"Shin, D., Lee, S., Kim, J.: Intra-Task Voltage Scheduling for Low- Energy Hard Real-Time Applications. In: IEEE Design & Test of Computers (March 2001)"},{"key":"67_CR8","unstructured":"Shin, D., Kim, J.: Look-ahead Intra-Task Voltage Scheduling Using Data Flow Information. In: Proc. ISOCC, pp. 148\u2013151 (October 2004)"},{"key":"67_CR9","doi-asserted-by":"crossref","unstructured":"AbouGhazaleh, N., Mosse, D., Childers, B.R., Melhem, R., Craven, M.: Collaborative Operating System and Compiler Power Management for Real-Time Applications. In: Proc. of The Real-time Technology and Application Symposium, RTAS, Toronto, Canada (May 2003)","DOI":"10.1109\/RTTAS.2003.1203045"},{"key":"67_CR10","doi-asserted-by":"crossref","unstructured":"Gruian, F.: Hard Real-Time Scheduling for Low-Energy Using Stochastic Data and DVS Processors. In: Proceedings of the International Symposium on Low-Power Electronics and Design ISLPED 2001, Huntington Beach, CA (August 2001)","DOI":"10.1145\/383082.383092"},{"key":"67_CR11","doi-asserted-by":"crossref","unstructured":"Shin, D., Kim, J.: A Profile-Based Energy-Efficient Intra-Task Voltage Scheduling Algorithm for Real-Time Applications. In: ISLPED 2001, Huntington Beach, California, USA, August 6-7 (2001)","DOI":"10.1145\/383082.383162"},{"key":"67_CR12","unstructured":"Lorch, J.R.: Operating Systems Techniques for Reducing Processor Energy Consumption [Ph.D. thesis]. University Of California, Berkeley (Fall 2001)"},{"key":"67_CR13","doi-asserted-by":"crossref","first-page":"37","DOI":"10.1007\/978-1-4419-9292-5_3","volume-title":"Compilers and operating systems for low power","author":"N. AbouGhazaleh","year":"2003","unstructured":"AbouGhazaleh, N., Mosse, D., Childers, B.R., Melhem, R.: Toward the placement of power management points in real-time applications. In: Compilers and operating systems for low power, MA, USA, pp. 37\u201352. Kluwer Academic Publishers, Norwell (2003) ISBN: 1-4020-7573-1"},{"key":"67_CR14","doi-asserted-by":"crossref","unstructured":"Saputra, H., Kandemir, M., Vijaykrishnan, N., Irwin, M.J., Hu, J.S., Hsu, C.-H., Kremer, U.: Energy-Conscious Compilation Based on Voltage Scaling. In: ACM SIGPLAN Joint Conference on Languages, Compilers, and Tools for Embedded Systems and Software and Compilers for Embedded Systems (June 2002)","DOI":"10.1145\/513829.513832"},{"key":"67_CR15","doi-asserted-by":"crossref","unstructured":"Azevedo, A., Issenin, I., Cornea, R.: Profile-based Dynamic Voltage Scheduling Using Program Checkpoints. In: Proceeding of Design, Automation and Test in Europe Conference (DATE) (March 2002)","DOI":"10.1109\/DATE.2002.998266"},{"key":"67_CR16","doi-asserted-by":"crossref","unstructured":"Hsu, C.-H., Kremer, U.: The Design, Implementation, and Evaluation of a Compiler Algorithm for CPU Energy Reduction. In: Proceedings of the ACM SIGPLAN 2003 conference on Programming language design and implementation, June 2003, pp. 38\u201348 (2003)","DOI":"10.1145\/781131.781137"},{"key":"67_CR17","volume-title":"A Review of Worst-Case Execution-Time Analysis (Editorial)","author":"P. Puscher","year":"1999","unstructured":"Puscher, P., Burns, A.: A Review of Worst-Case Execution-Time Analysis (Editorial), USA, September 24. Kluwer Academic Pubilishers, Dordrecht (1999)"},{"key":"67_CR18","doi-asserted-by":"publisher","first-page":"197","DOI":"10.1145\/280756.280894","volume-title":"Proceedings of the 1998 international symposium on Low power electronics and design","author":"T. Ishihara","year":"1998","unstructured":"Ishihara, T., Yasuura, H.: Voltage Scheduling Problem for Dynamically Variable Voltage Processors. In: Proceedings of the 1998 international symposium on Low power electronics and design, Monterey, California, United States, pp. 197\u2013202. ACM Press, New York (1998) ISBN:1-58113-059-7"}],"container-title":["Lecture Notes in Computer Science","Embedded Software and Systems"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11599555_67.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T07:00:41Z","timestamp":1619506841000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11599555_67"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540308812","9783540322979"],"references-count":18,"URL":"https:\/\/doi.org\/10.1007\/11599555_67","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2005]]}}}