{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,12]],"date-time":"2025-01-12T05:21:08Z","timestamp":1736659268530,"version":"3.32.0"},"publisher-location":"Berlin, Heidelberg","reference-count":18,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540309369"},{"type":"electronic","value":"9783540324270"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/11602569_39","type":"book-chapter","created":{"date-parts":[[2006,10,17]],"date-time":"2006-10-17T23:57:31Z","timestamp":1161129451000},"page":"363-375","source":"Crossref","is-referenced-by-count":2,"title":["Performance and Power Evaluation of an Intelligently Adaptive Data Cache"],"prefix":"10.1007","author":[{"given":"Domingo","family":"Ben\u00edtez","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Juan Carlos","family":"Moure","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dolores Isabel","family":"Rexachs","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Emilio","family":"Luque","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"39_CR1","doi-asserted-by":"crossref","unstructured":"Akiyoshi, H., Shimizu, H., Matsumoto, T., Kobayashi, K., Sambonsugi, Y.: A 320ps access, 3 GHz cycle, 144 Kb SRAM macro in 90nm CMOS technology using an all-stage reset control signal generator. In: Proc. IEEE Solid-State Circuits Conference, pp. 460\u2013508 (2003)","DOI":"10.1109\/ISSCC.2003.1234386"},{"key":"39_CR2","first-page":"64","volume-title":"Proc. Symp. Low Power Electronics and Design","author":"R. Bahar","year":"1998","unstructured":"Bahar, R., Albera, G., Manne, S.: Power and performance tradeoffs using various caching strategies. In: Proc. Symp. Low Power Electronics and Design, pp. 64\u201369. ACM Press, New York (1998)"},{"issue":"10","key":"39_CR3","doi-asserted-by":"publisher","first-page":"1243","DOI":"10.1109\/TC.2003.1234523","volume":"52","author":"R. Balasubramonian","year":"2003","unstructured":"Balasubramonian, R., Albonesi, D.H., Buyuktosunoglu, A., Dwarkadas, S.: A Dynamically Tunable Memory Hierarchy. IEEE Tran. on Computers\u00a052(10), 1243\u20131257 (2003)","journal-title":"IEEE Tran. on Computers"},{"issue":"4-6","key":"39_CR4","doi-asserted-by":"publisher","first-page":"193","DOI":"10.1016\/S1383-7621(03)00065-1","volume":"49","author":"D. Benitez","year":"2003","unstructured":"Benitez, D.: Performance of Reconfigurable Architectures for Image-Processing Applications. Journal of Systems Architecture\u00a049(4-6), 193\u2013210 (2003)","journal-title":"Journal of Systems Architecture"},{"issue":"3","key":"39_CR5","doi-asserted-by":"publisher","first-page":"13","DOI":"10.1145\/268806.268810","volume":"25","author":"D. Burger","year":"1997","unstructured":"Burger, D., Austin, T.M.: The SimpleScalar Toolset. Ver. 2.0. Computer Architecture News\u00a025(3), 13\u201325 (1997)","journal-title":"Ver. 2.0. Computer Architecture News"},{"issue":"2","key":"39_CR6","doi-asserted-by":"publisher","first-page":"171","DOI":"10.1145\/508352.508353","volume":"34","author":"K. Compton","year":"2002","unstructured":"Compton, K., Hauck, S.: Reconfigurable Computing: A survey of Systems and Software. ACM Computing Surveys\u00a034(2), 171\u2013210 (2002)","journal-title":"ACM Computing Surveys"},{"key":"39_CR7","doi-asserted-by":"publisher","first-page":"233","DOI":"10.1109\/ISCA.2002.1003581","volume-title":"Proc. 29th Intl. Symposium on Computer Architecture","author":"A.S. Dhodapkar","year":"2002","unstructured":"Dhodapkar, A.S., Smith, J.E.: Managing Multi-Configuration Hardware via Dynamic Working Set Analysis. In: Proc. 29th Intl. Symposium on Computer Architecture, pp. 233\u2013244. IEEE Computer Society, Los Alamitos (2002)"},{"key":"39_CR8","first-page":"41","volume-title":"Proc. Intl. Conference Parallel Architectures and Compilation Techniques","author":"S. Dropsho","year":"2002","unstructured":"Dropsho, S., Buyuktosunoglu, A., Balasubramonian, R., Albonesi, D.H., Dwarkadas, S., Semeraro, G., Magklis, G., Scott, M.L.: Integrating Adaptive On-Chip Storage Structures for Reduced Dynamic Power. In: Proc. Intl. Conference Parallel Architectures and Compilation Techniques, pp. 41\u2013152. IEEE Computer Society, Los Alamitos (2002)"},{"key":"39_CR9","volume-title":"Pattern Classification","author":"R.O. Duda","year":"2000","unstructured":"Duda, R.O., Hart, P.E., Stork, D.G.: Pattern Classification, 2nd edn. Wiley, Chichester (2000)","edition":"2"},{"key":"39_CR10","first-page":"209","volume-title":"Proc. 29th Intl. Symposium Computer Architecture","author":"Z. Hu","year":"2002","unstructured":"Hu, Z., Kaxiras, S., Martonosi, M.: Timekeeping in the memory system: predicting and optimizing memory behavior. In: Proc. 29th Intl. Symposium Computer Architecture, pp. 209\u2013220. IEEE Computer, Los Alamitos (2002)"},{"key":"39_CR11","first-page":"203","volume-title":"Proc. Conference Computer-Aided Design","author":"T. Karnik","year":"2002","unstructured":"Karnik, T., Borkar, S., De, V.: Sub-90nm technologies: challenges and opportunities for CAD. In: Proc. Conference Computer-Aided Design, pp. 203\u2013206. IEEE Computer Society, Los Alamitos (2002)"},{"key":"39_CR12","doi-asserted-by":"publisher","first-page":"184","DOI":"10.1109\/MICRO.1997.645809","volume-title":"Proc. 30th Intl. Symposium on Microarchitecture","author":"J. Kin","year":"1997","unstructured":"Kin, J., Gupta, M., Mangione-Smith, W.: The filter cache:\u00a0an energy efficient memory structure. In: Proc. 30th Intl. Symposium on Microarchitecture, pp. 184\u2013193. IEEE Comp. Society, Los Alamitos (1997)"},{"key":"39_CR13","first-page":"14","volume-title":"Proc. 30th Intl. Symposium Computer Architecture","author":"G. Magklis","year":"2003","unstructured":"Magklis, G., Scott, M.L., Semeraro, G., Albonesi, D.H., Dropsho, S.: Profile-based Dynamic Voltage and Frequency Scaling for a Multiple Clock Domain Microprocessor. In: Proc. 30th Intl. Symposium Computer Architecture, pp. 14\u201325. IEEE Computer Society, Los Alamitos (2003)"},{"issue":"1","key":"39_CR14","doi-asserted-by":"publisher","first-page":"73","DOI":"10.1145\/545197.545202","volume":"2","author":"J.C. Moure","year":"2002","unstructured":"Moure, J.C., Rexachs, D.I., Luque, E.: The KScalar Simulator. ACM Journal of Educational Resources in Computing (JERIC)\u00a02(1), 73\u2013116 (2002)","journal-title":"ACM Journal of Educational Resources in Computing (JERIC)"},{"key":"39_CR15","doi-asserted-by":"publisher","first-page":"29","DOI":"10.1109\/HPCA.2002.995696","volume-title":"Proc. 8th Intl. Symposium on High-Performance Computer Architecture","author":"G. Semeraro","year":"2002","unstructured":"Semeraro, G., Magklis, G., Balasubramonian, R., Albonesi, D.H., Dwarkadas, S., Scott, M.L.: Energy-Efficient Processor Design Using Multiple Clock Domains with Dynamic Voltage and Frequency Scaling. In: Proc. 8th Intl. Symposium on High-Performance Computer Architecture, pp. 29\u201342. IEEE Computer Society, Los Alamitos (2002)"},{"key":"39_CR16","doi-asserted-by":"publisher","first-page":"45","DOI":"10.1145\/605397.605403","volume-title":"Proc. 10th Intl. Conference Architectural Support for Programming Languages and Operating Systems","author":"T. Sherwood","year":"2002","unstructured":"Sherwood, T., Perelman, E., Hamerly, G., Calder, B.: Automatically Characterizing Large Scale Programs. In: Proc. 10th Intl. Conference Architectural Support for Programming Languages and Operating Systems, pp. 45\u201357. ACM Press, New York (2002)"},{"key":"39_CR17","first-page":"336","volume-title":"Proc. 30th Intl. Symposium Computer Architecture","author":"T. Sherwood","year":"2003","unstructured":"Sherwood, T., Sair, S., Calder, B.: Phase Tracking and Prediction. In: Proc. 30th Intl. Symposium Computer Architecture, pp. 336\u2013349. ACM Press, New York (2003)"},{"key":"39_CR18","unstructured":"Shivakumar, P., Jouppi, N.P.: CACTI 3.0: An Integrated Cache Timing, Power, and Area Model. In: Compact WRL Technical Report 2001\/2 (2001)"}],"container-title":["Lecture Notes in Computer Science","High Performance Computing \u2013 HiPC 2005"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11602569_39.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,11]],"date-time":"2025-01-11T15:50:12Z","timestamp":1736610612000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11602569_39"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540309369","9783540324270"],"references-count":18,"URL":"https:\/\/doi.org\/10.1007\/11602569_39","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2005]]}}}