{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T17:47:46Z","timestamp":1725472066057},"publisher-location":"Berlin, Heidelberg","reference-count":16,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540309369"},{"type":"electronic","value":"9783540324270"}],"license":[{"start":{"date-parts":[[2005,1,1]],"date-time":"2005-01-01T00:00:00Z","timestamp":1104537600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/11602569_54","type":"book-chapter","created":{"date-parts":[[2006,10,17]],"date-time":"2006-10-17T19:57:31Z","timestamp":1161115051000},"page":"528-537","source":"Crossref","is-referenced-by-count":1,"title":["Cooperative Instruction Scheduling with Linear Scan Register Allocation"],"prefix":"10.1007","author":[{"given":"Khaing Khaing Kyi","family":"Win","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Weng-Fai","family":"Wong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"54_CR1","doi-asserted-by":"crossref","unstructured":"Bradlee, D.G., Eggers, S.J., Henry, R.R.: Integrating register allocation and instruction scheduling for RISCs. In: Fourth International Conference on Architectural Support for Programming Languages and Operating Systems, Santa Clara, CA, pp. 122\u2013131 (April 1991)","DOI":"10.1145\/106972.106986"},{"key":"54_CR2","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"247","DOI":"10.1007\/3-540-48319-5_16","volume-title":"Languages and Compilers for Parallel Computing","author":"D. Berson","year":"1999","unstructured":"Berson, D., Gupta, R., Soffa, M.L.: Integrated instruction scheduling and register allocation techniques. In: Carter, L., Ferrante, J., Sehr, D., Chatterjee, S., Prins, J.F., Li, Z., Yew, P.-C. (eds.) LCPC 1998. LNCS, vol.\u00a01656, p. 247. Springer, Heidelberg (1999)"},{"key":"54_CR3","doi-asserted-by":"publisher","first-page":"47","DOI":"10.1016\/0096-0551(81)90048-5","volume":"6","author":"G.J. Chaitin","year":"1981","unstructured":"Chaitin, G.J., Auslander, M.A., Chandra, A.K., Cocke, J., Hopkins, M.E., Markstein, P.W.: Register allocation via coloring. Computer Languages\u00a06, 47\u201357 (1981)","journal-title":"Computer Languages"},{"key":"54_CR4","doi-asserted-by":"crossref","unstructured":"Chen, G., Smith, M.D.: Reorganizing global schedules for register allocation. In: Proceedings of the 13th international conference on Supercomputing (May 1999)","DOI":"10.1145\/305138.305224"},{"key":"54_CR5","doi-asserted-by":"publisher","first-page":"501","DOI":"10.1145\/88616.88621","volume":"12","author":"F. Chow","year":"1990","unstructured":"Chow, F., Hennessy, J.: The Priority Based Coloring Approach to Register Allocation. ACM Transactions on Programming Languages and Systems\u00a012, 501\u2013536 (1990)","journal-title":"ACM Transactions on Programming Languages and Systems"},{"key":"54_CR6","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"299","DOI":"10.1007\/3-540-45587-6_8","volume-title":"Practical Aspects of Declarative Languages","author":"E. Johansson","year":"2002","unstructured":"Johansson, E., Sagonas, K.: Linear scan register allocation in a high performance Erlang compiler. In: Krishnamurthi, S., Ramakrishnan, C.R. (eds.) PADL 2002. LNCS, vol.\u00a02257, pp. 299\u2013317. Springer, Heidelberg (2002)"},{"key":"54_CR7","doi-asserted-by":"crossref","unstructured":"Goodman, J.R., Hsu, W.C.: Code scheduling and register allocation in large basic blocks. In: 1988 International Conference on Supercomputing, Orlando, Florida, pp. 442\u2013452 (November 1988)","DOI":"10.1145\/55364.55407"},{"key":"54_CR8","unstructured":"Hank, R.E.: Machine Independent Register Allocation for the Impact-I C Compiler. BS Thesis, University of Illinois at Urbana-Champaign (1990)"},{"key":"54_CR9","unstructured":"Kim, H.: Region-based register allocation for EPIC architecture. Ph.D. Thesis, New York University (January 2001)"},{"key":"54_CR10","doi-asserted-by":"crossref","unstructured":"Norris, C., Pollock, L.L.: An experimental study of several cooperative register allocation and instruction scheduling strategies. In: Proceedings of the 28th Annual International Symposium on Microarchitecture, Ann Arbor, Michigan, United States, November 29 - December 01, pp. 169\u2013179 (1995)","DOI":"10.1109\/MICRO.1995.476824"},{"key":"54_CR11","unstructured":"Lee, W., Puppin, D., Swanson, S., Amarasinghe, S.: Convergent Scheduling. In: Proceedings of the 35th Annual International Symposium on Microarchitecture (MICRO), Istanbul, Turkey (November 2002)"},{"key":"54_CR12","doi-asserted-by":"crossref","unstructured":"Pinter, S.S.: Register allocation with instruction scheduling: a new approach. In: Proceedings of the SIGPLAN 1993 Conference on Programming Language Design and Implementation (June 1993)","DOI":"10.1145\/155090.155114"},{"issue":"5","key":"54_CR13","doi-asserted-by":"publisher","first-page":"895","DOI":"10.1145\/330249.330250","volume":"21","author":"M. Poletto","year":"1999","unstructured":"Poletto, M., Sarkar, V.: Linear scan register allocation. ACM Transactions on Programming Languages and Systems (TOPLAS)\u00a021(5), 895\u2013913 (1999)","journal-title":"ACM Transactions on Programming Languages and Systems (TOPLAS)"},{"issue":"11","key":"54_CR14","doi-asserted-by":"publisher","first-page":"1003","DOI":"10.1002\/spe.533","volume":"33","author":"K.F. Sagonas","year":"2003","unstructured":"Sagonas, K.F., Stenman, E.: Experimental evaluation and improvements to linear scan register allocation. Softw., Pract. Exper.\u00a033(11), 1003\u20131034 (2003)","journal-title":"Softw., Pract. Exper."},{"key":"54_CR15","unstructured":"Chen, G.: Effective Instruction Scheduling with Limited Registers. Ph.D. thesis, Harvard University, Division of Engineering and Applied Sciences (March 2001)"},{"key":"54_CR16","unstructured":"http:\/\/www.Trimaran.org"}],"container-title":["Lecture Notes in Computer Science","High Performance Computing \u2013 HiPC 2005"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11602569_54","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,19]],"date-time":"2019-05-19T13:51:56Z","timestamp":1558273916000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11602569_54"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540309369","9783540324270"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/11602569_54","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2005]]}}}