{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,30]],"date-time":"2025-10-30T01:46:30Z","timestamp":1761788790326},"publisher-location":"Berlin, Heidelberg","reference-count":19,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540327653"},{"type":"electronic","value":"9783540327660"}],"license":[{"start":{"date-parts":[[2006,1,1]],"date-time":"2006-01-01T00:00:00Z","timestamp":1136073600000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1007\/11682127_11","type":"book-chapter","created":{"date-parts":[[2006,2,14]],"date-time":"2006-02-14T12:53:08Z","timestamp":1139921588000},"page":"145-159","source":"Crossref","is-referenced-by-count":1,"title":["Cache Write-Back Schemes for Embedded Destructive-Read DRAM"],"prefix":"10.1007","author":[{"given":"Haakon","family":"Dybdahl","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marius","family":"Grann\u00e6s","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lasse","family":"Natvig","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"11_CR1","doi-asserted-by":"crossref","unstructured":"Draper, J., Kang, C.W., Kim, I., Daglikoca, G., Chame, J., Hall, M., Steele, C., Barrett, T., LaCoss, J., Granacki, J., Shin, J., Chen, C.: The architecture of the DIVA processing-in-memory chip. In: Proc. 16th ACM Int\u2019l. Conf. Supercomp. (2002)","DOI":"10.1145\/514191.514197"},{"key":"11_CR2","doi-asserted-by":"crossref","unstructured":"Elliott, D.G., Snelgrove, W.M., Stumm, M.: Computational RAM: A memory-SIMD hybrid and its application to DSP. In: CICC, Boston, MA (1992)","DOI":"10.1109\/CICC.1992.591879"},{"key":"11_CR3","doi-asserted-by":"crossref","unstructured":"Gokhale, M., Holmes, B., Iobst, K.: Processing in memory; the Terasys massively parallel PIM array. IEEE Computer, 23\u201331 (1995)","DOI":"10.1109\/2.375174"},{"key":"11_CR4","doi-asserted-by":"crossref","unstructured":"Kirsch, G.: Active memory: Micron\u2019s Yukon. In: Proceedings of the International, Parallel and Distributed Processing Symposium, p. 11 (2003)","DOI":"10.1109\/IPDPS.2003.1213195"},{"key":"11_CR5","unstructured":"Kang, Y., Huang, W., Yoo, S.M., Keen, D., Ge, Z., Lam, V., Patnaik, P., Torellas, J.: FlexRAM: Towards an advanced intelligent memory system. In: ICCD (1999)"},{"key":"11_CR6","doi-asserted-by":"crossref","unstructured":"Mai, K., Paaske, T., Jayasena, N., Ho, R., Dally, W., Horowitz, M.: Smart Memories: A modular reconfigurable architecture. In: ISCA (2000)","DOI":"10.21236\/ADA419598"},{"issue":"6","key":"11_CR7","doi-asserted-by":"publisher","first-page":"40","DOI":"10.1109\/40.641595","volume":"17","author":"Y. Nunomura","year":"1997","unstructured":"Nunomura, Y., Shimizu, T., Tomisawa, O.: M32R\/D-integrating DRAM and microprocessor. Micro, IEEE\u00a017(6), 40\u201348 (1997)","journal-title":"Micro, IEEE"},{"key":"11_CR8","doi-asserted-by":"crossref","unstructured":"Oskin, M., Chong, F., Sherwood, T.: Active Pages: A model of computation for intelligent memory. In: Int. Symp. on Computer Arch., Barcelona, Spain (1998)","DOI":"10.1109\/ISCA.1998.694774"},{"key":"11_CR9","first-page":"90","volume-title":"ISCA 1996. Proc. of the 23rd annual int. symp. on Computer architecture","author":"A. Saulsbury","year":"1996","unstructured":"Saulsbury, A., Pong, F., Nowatzyk, A.: Missing the memory wall: the case for processor\/memory integration. In: ISCA 1996. Proc. of the 23rd annual int. symp. on Computer architecture, pp. 90\u2013101. ACM Press, New York (1996)"},{"key":"11_CR10","doi-asserted-by":"crossref","unstructured":"Yerosheva, L., Kuntz, S., Brockman, J., Kogge, P.: A microserver view of HTMT. In: Proc. 15th Int. Parallel and Distributed Processing Symposium (2001)","DOI":"10.1109\/IPDPS.2001.924931"},{"key":"11_CR11","unstructured":"Gwennap, L.: Embedded DRAM use rises. Nikkei Electronics Asia (June 2003)"},{"key":"11_CR12","unstructured":"Furuyama, T.: Trends and challenges of large scale embedded memories. In: Custom Integrated Circuits Conference. Proceedings of the IEEE 2004, 449\u2013456 (2004)"},{"key":"11_CR13","unstructured":"Hwang, C.L., Kirihata, T., Wordernan, M., et al.: A 2.9ns random access cycle embedded DRAM with a destructive-read architecture. In: IEEE Symp. on VLSI Circ., Digest of Tech. Pap., pp. 174\u2013175 (2002)"},{"key":"11_CR14","doi-asserted-by":"crossref","unstructured":"Ji, B., Munetoh, S., Hwang, C.L., Wordeman, M., Kirihata, T.: Destructive-read random access memory system buffered with destructive-read memory cache for SoC applications. In: Symp. on VLSI Circuits, Dig. of Tech. Papers (2003)","DOI":"10.1109\/VLSIC.2003.1221169"},{"key":"11_CR15","unstructured":"Dybdahl, H., Kjeldsberg, P., Granns, M., Natvig, L.: Destructive-read in embedded DRAM, impact on power consumption. Journal of Embedded Computing, Special Issue on Embedded Single-Chip Multicore Architectures (2) (2006)"},{"key":"11_CR16","doi-asserted-by":"crossref","unstructured":"Austin, T., Larson, E., Ernst, D.: SimpleScalar: an infrastructure for computer system modeling. IEEE Computer\u00a035(2) (2002)","DOI":"10.1109\/2.982917"},{"key":"11_CR17","doi-asserted-by":"crossref","unstructured":"KleinOsowski, A., Lilja, D.J.: MinneSPEC: A new SPEC benchmark workload for simulation-based computer architecture research. Comp. Archi. Letters\u00a01 (2002)","DOI":"10.1109\/L-CA.2002.8"},{"key":"11_CR18","unstructured":"Patterson, D., Anderson, T., Yelick, K.: A case for intelligent DRAM: IRAM. In: Hot Chips VIII, Palo Alto, CA, pp. 18\u201320 (1996)"},{"key":"11_CR19","unstructured":"Kogge, P., Sunaga, T., Miyataka, H., Kitamura, K., Retter, E.: Combined DRAM and logic chip for massively parallel systems. IEEE, Adv. Research in VLSI (1995)"}],"container-title":["Lecture Notes in Computer Science","Architecture of Computing Systems - ARCS 2006"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11682127_11","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,4,16]],"date-time":"2019-04-16T22:20:42Z","timestamp":1555453242000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11682127_11"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"ISBN":["9783540327653","9783540327660"],"references-count":19,"URL":"https:\/\/doi.org\/10.1007\/11682127_11","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2006]]}}}