{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T13:54:30Z","timestamp":1725544470685},"publisher-location":"Berlin, Heidelberg","reference-count":20,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540327653"},{"type":"electronic","value":"9783540327660"}],"license":[{"start":{"date-parts":[[2006,1,1]],"date-time":"2006-01-01T00:00:00Z","timestamp":1136073600000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1007\/11682127_13","type":"book-chapter","created":{"date-parts":[[2006,2,14]],"date-time":"2006-02-14T07:53:08Z","timestamp":1139903588000},"page":"176-190","source":"Crossref","is-referenced-by-count":4,"title":["Controller Synthesis for Mapping Partitioned Programs on Array Architectures"],"prefix":"10.1007","author":[{"given":"Hritam","family":"Dutta","sequence":"first","affiliation":[]},{"given":"Frank","family":"Hannig","sequence":"additional","affiliation":[]},{"given":"J\u00fcrgen","family":"Teich","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"13_CR1","unstructured":"Synfora, Inc., http:\/\/www.synfora.com"},{"key":"13_CR2","unstructured":"Derrien, S., Risset, T.: Interfacing Compiled FPGA Programs: The MMAlpha Approach. In: PDPTA (2000)"},{"key":"13_CR3","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"398","DOI":"10.1007\/3-540-57208-2_28","volume-title":"CONCUR\u201993","author":"C. Lengauer","year":"1993","unstructured":"Lengauer, C.: Loop Parallelization in the Polytope Model. In: Best, E. (ed.) CONCUR 1993. LNCS, vol.\u00a0715, pp. 398\u2013416. Springer, Heidelberg (1993)"},{"issue":"2","key":"13_CR4","doi-asserted-by":"publisher","first-page":"77","DOI":"10.1007\/BF00927836","volume":"3","author":"J. Teich","year":"1991","unstructured":"Teich, J., Thiele, L.: Control Generation in the Design of Processor Arrays. Int. Journal on VLSI and Signal Processing\u00a03(2), 77\u201392 (1991)","journal-title":"Int. Journal on VLSI and Signal Processing"},{"key":"13_CR5","doi-asserted-by":"crossref","unstructured":"Xue, J.: The Formal Synthesis of Control Signals for Systolic Arrays. PhD thesis, University of Edinburgh (1992)","DOI":"10.1016\/0167-9260(92)90008-M"},{"issue":"1","key":"13_CR6","doi-asserted-by":"publisher","first-page":"159","DOI":"10.1145\/504914.504921","volume":"7","author":"A. Darte","year":"2002","unstructured":"Darte, A., Schreiber, R., Rau, B., Vivien, F.: Constructing and Exploiting Linear Schedules with Prescribed Parallelism. ACM Transactions on Design Automation of Electronic Systems\u00a07(1), 159\u2013172 (2002)","journal-title":"ACM Transactions on Design Automation of Electronic Systems"},{"issue":"1","key":"13_CR7","doi-asserted-by":"publisher","first-page":"5","DOI":"10.1023\/A:1007935215591","volume":"17","author":"J. Teich","year":"1997","unstructured":"Teich, J., Thiele, L., Zhang, L.: Scheduling of Partitioned Regular Algorithms on Processor Arrays with Constrained Resources. Journal of VLSI Signal Processing\u00a017(1), 5\u201320 (1997)","journal-title":"Journal of VLSI Signal Processing"},{"key":"13_CR8","first-page":"57","volume-title":"Proceedings of the 2004 IEEE International Conference on Acoustics, Speech, and Signal Processing (ICASSP 2004)","author":"F. Hannig","year":"2004","unstructured":"Hannig, F., Dutta, H., Teich, J.: Regular Mapping for Coarse-grained Reconfigurable Architectures. In: Proceedings of the 2004 IEEE International Conference on Acoustics, Speech, and Signal Processing (ICASSP 2004), Montr\u00e9al, Quebec, Canada, vol.\u00a0V, pp. 57\u201360. IEEE Signal Processing Society, Los Alamitos (2004)"},{"key":"13_CR9","volume-title":"High Performance Compilers for Parallel Computing","author":"M. Wolfe","year":"1996","unstructured":"Wolfe, M.: High Performance Compilers for Parallel Computing. Addison-Wesley Inc., Reading (1996)"},{"key":"13_CR10","volume-title":"Field Programmable Gate Arrays: Reconfigurable Logic for Rapid Prototyping and Implementation of Digital Systems","author":"J. Oldfield","year":"1995","unstructured":"Oldfield, J., Dorf, R.: Field Programmable Gate Arrays: Reconfigurable Logic for Rapid Prototyping and Implementation of Digital Systems. John Wiley & Sons, Chichester (1995)"},{"issue":"1","key":"13_CR11","doi-asserted-by":"publisher","first-page":"14","DOI":"10.1109\/43.739055","volume":"18","author":"U. Eckhardt","year":"1999","unstructured":"Eckhardt, U., Merker, R.: Hierarchical Algorithm Partitioning at System Level for an Improved Utilization of Memory Structures. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems\u00a018(1), 14\u201324 (1999)","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"13_CR12","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"135","DOI":"10.1007\/3-540-45874-3_8","volume-title":"Embedded Processor Design Challenges","author":"J. Teich","year":"2002","unstructured":"Teich, J., Thiele, L.: Exact Partitioning of Affine Dependence Algorithms. In: Deprettere, F., Teich, J., Vassiliadis, S. (eds.) SAMOS 2001. LNCS, vol.\u00a02268, pp. 135\u2013153. Springer, Heidelberg (2002)"},{"key":"13_CR13","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"51","DOI":"10.1007\/3-540-44743-1_5","volume-title":"Parallel Computing Technologies","author":"F. Hannig","year":"2001","unstructured":"Hannig, F., Teich, J.: Design Space Exploration for Massively Parallel Processor Arrays. In: Malyshkin, V.E. (ed.) PaCT 2001. LNCS, vol.\u00a02127, pp. 51\u201365. Springer, Heidelberg (2001)"},{"key":"13_CR14","series-title":"Wiley \u2013 Interscience series in discrete mathematics","volume-title":"Theory of Linear and Integer Programming","author":"A. Schrijver","year":"1986","unstructured":"Schrijver, A.: Theory of Linear and Integer Programming. Wiley \u2013 Interscience series in discrete mathematics. John Wiley & Sons, Chichester, New York (1986)"},{"key":"13_CR15","unstructured":"Dutta, F., Hannig, F., Teich, J.: Control Path Generation for Mapping Partitioned Dataflow-dominant Algorithms onto Array Architectures. Technical Report 03-2005, University of Erlangen-Nuremberg, Department of CS 12, Hardware-Software-Co-Design (2005)"},{"issue":"5","key":"13_CR16","doi-asserted-by":"publisher","first-page":"469","DOI":"10.1023\/A:1007554627716","volume":"28","author":"F. Quillere","year":"2000","unstructured":"Quillere, F., Rajopadhye, S., Wilde, D.: Generation of Efficient Nested Loops from Polyhedra. International Journal of Parallel Programming\u00a028(5), 469\u2013498 (2000)","journal-title":"International Journal of Parallel Programming"},{"key":"13_CR17","doi-asserted-by":"crossref","unstructured":"Bastoul, C.: Efficient Code Generation for Automatic Parallelization and Optimization. In: Int.\u00a0Symposium on Parallel and Distributed Computing (ISPDC 2003), pp. 23\u201330 (2003)","DOI":"10.1109\/ISPDC.2003.1267639"},{"key":"13_CR18","doi-asserted-by":"publisher","first-page":"243","DOI":"10.1051\/ro\/1988220302431","volume":"22","author":"P. Feautrier","year":"1988","unstructured":"Feautrier, P.: Parametric Integer Programming. RAIRO Recherche Operationnelle\u00a022, 243\u2013268 (1988)","journal-title":"RAIRO Recherche Operationnelle"},{"key":"13_CR19","doi-asserted-by":"crossref","unstructured":"Guillou, A., Quinton, P., Risset, T.: Hardware Synthesis for Multi-Dimensional Time. In: ASAP 2003. IEEE computer Society, Los Alamitos (2003)","DOI":"10.1109\/ASAP.2003.1212828"},{"key":"13_CR20","unstructured":"PARO Design System Project, http:\/\/www12.informatik.uni-erlangen.de\/research\/paro"}],"container-title":["Lecture Notes in Computer Science","Architecture of Computing Systems - ARCS 2006"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11682127_13","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,4,16]],"date-time":"2019-04-16T18:20:44Z","timestamp":1555438844000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11682127_13"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"ISBN":["9783540327653","9783540327660"],"references-count":20,"URL":"https:\/\/doi.org\/10.1007\/11682127_13","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2006]]}}}