{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T13:54:45Z","timestamp":1725544485879},"publisher-location":"Berlin, Heidelberg","reference-count":32,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540327653"},{"type":"electronic","value":"9783540327660"}],"license":[{"start":{"date-parts":[[2006,1,1]],"date-time":"2006-01-01T00:00:00Z","timestamp":1136073600000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1007\/11682127_17","type":"book-chapter","created":{"date-parts":[[2006,2,14]],"date-time":"2006-02-14T07:53:08Z","timestamp":1139903588000},"page":"232-251","source":"Crossref","is-referenced-by-count":0,"title":["Do Trace Cache, Value Prediction and Prefetching Improve SMT Throughput?"],"prefix":"10.1007","author":[{"given":"Chen-Yong","family":"Cher","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Il","family":"Park","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T. N.","family":"VijayKumar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"17_CR1","unstructured":"Mendelson, A., Gabbay, F.: Speculative execution based on value prediction. Technical report, Technion (1997)"},{"key":"17_CR2","doi-asserted-by":"crossref","unstructured":"Balasubramonian, R., Dwarkadas, S., Albonesi, D.H.: Reducing the complexity of the register file in dynamic superscalar processors. In: Proc. of the 34th MICRO (November 2001)","DOI":"10.1109\/MICRO.2001.991122"},{"key":"17_CR3","doi-asserted-by":"crossref","unstructured":"Black, B., Rychlik, B., Shen, J.P.: The block-based trace cache. In: Proc. of the 26th ISCA (October 1999)","DOI":"10.1109\/ISCA.1999.765951"},{"key":"17_CR4","doi-asserted-by":"crossref","unstructured":"Borch, E., Tune, E., Manne, S., Emer, J.: Loose loops sink chips. In: Proc. of 8th HPCA (February 2002)","DOI":"10.1109\/HPCA.2002.995719"},{"key":"17_CR5","doi-asserted-by":"crossref","unstructured":"Calder, B., Reinman, G., Tullsen, D.M.: Selective value prediction. In: Proc. of the 26th ISCA (May 1999)","DOI":"10.1109\/ISCA.1999.765940"},{"key":"17_CR6","unstructured":"Charney, M.J., Reeves, A.P.: Generalized correlation-based hardware prefetching. Technical Report EE-CEG-95-1, Cornell University (February 1995)"},{"key":"17_CR7","doi-asserted-by":"crossref","unstructured":"Farkas, K.I., Jouppi, N.P.: Complexity\/performance tradeoffs with non-blocking loads. In: Proceedings of the 21st Annual International Symposium on Computer Architecture, pp. 211\u2013222 (April 1994)","DOI":"10.1109\/ISCA.1994.288148"},{"key":"17_CR8","doi-asserted-by":"crossref","unstructured":"Friendly, D.H., Patel, S.J., Patt, Y.N.: Alternative fetch and issue policies for the trace cache fetch mechanism. In: Proc. of the 30th MICRO (November 1997)","DOI":"10.1109\/MICRO.1997.645794"},{"key":"17_CR9","doi-asserted-by":"crossref","unstructured":"Hu, Z., Martonosi, M., Kaxiras, S.: Tcp: Tag correlating prefetchers. In: Proc. of 9th HPCA (February 2003)","DOI":"10.1109\/HPCA.2003.1183549"},{"key":"17_CR10","doi-asserted-by":"crossref","unstructured":"Joseph, D., Grunwald, D.: Prefetching using markov predictors. In: Proc. of the 24th ISCA (June 1997)","DOI":"10.1145\/264107.264207"},{"key":"17_CR11","doi-asserted-by":"crossref","unstructured":"Jouppi, N.P.: Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers. In: Proc. of the 17th ISCA (May 1990)","DOI":"10.1145\/325164.325162"},{"key":"17_CR12","doi-asserted-by":"crossref","unstructured":"Kaxiras, S., Hu, Z., Martonosi, M.: Cache decay: Exploiting generational behaviour to reduce cache leakage power. In: Proc. of the 28th ISCA (June 2001)","DOI":"10.1145\/379240.379268"},{"key":"17_CR13","doi-asserted-by":"crossref","unstructured":"Lai, A.-C., Fide, C., Falsafi, B.: Dead-block prediction and dead-block correlating prefetchers. In: Proc. of the 28th ISCA (June 2001)","DOI":"10.1145\/379240.379259"},{"key":"17_CR14","doi-asserted-by":"crossref","unstructured":"Lipasti, M.H., Schmidt, W.J., Kunkel, S.R., Roediger, R.R.: Spaid: software prefetching in pointer and call intensive environments. In: Proc. of the 28th MICRO (November 1995)","DOI":"10.1109\/MICRO.1995.476830"},{"key":"17_CR15","doi-asserted-by":"crossref","unstructured":"Lo, J., Barroso, L., Eggers, S., Gharachorloo, K., Levy, H., Parekh, S.: An analysis of database workload performance on simultaneous multithreaded processors. In: Proc. of the 25th ISCA (June 1998)","DOI":"10.1109\/ISCA.1998.694761"},{"key":"17_CR16","doi-asserted-by":"crossref","unstructured":"Lipasti, M.H., Wilkerson, C.B., Shen, J.P.: Value locality and data speculation. In: Proc. of the 7th ASPLOS (October 1996)","DOI":"10.1145\/237090.237173"},{"key":"17_CR17","doi-asserted-by":"crossref","unstructured":"Moshovos, A., Sohi, G.S.: Streamlining inter-operation memory communication via data dependence prediction. In: Proc. of the 30th MICRO (December 1997)","DOI":"10.1109\/MICRO.1997.645814"},{"key":"17_CR18","doi-asserted-by":"crossref","unstructured":"Park, I., Powell, M.D., Vijaykumar, T.N.: Reducing register ports for higher speed and lower energy. In: Proc. of the 35th MICRO (November 2002)","DOI":"10.1109\/MICRO.2002.1176248"},{"key":"17_CR19","doi-asserted-by":"crossref","unstructured":"Patel, S.J., Evers, M., Patt, Y.N.: Improving trace cache effectiveness with branch promotion and trace packing. In: Proc. of the 25th ISCA (June 1998)","DOI":"10.1109\/ISCA.1998.694786"},{"key":"17_CR20","unstructured":"Patel, S.J., Friendly, D.H., Patt, Y.N.: Evaluation of design options for the trace cache fetch mechanism. IEEE Transactions on Computers, Special Issue on Cache Memory and Related Problems"},{"key":"17_CR21","unstructured":"Patel, S.J., Friendly, D.H., Patt, Y.N.: Critical issues regarding the trace cache fetch mechanism. Technical Report CSE-TR-335-97, University of Michigan (May 1997)"},{"key":"17_CR22","doi-asserted-by":"crossref","unstructured":"Rotenberg, E., Bennett, S., Smith, J.E.: Trace cache: A low latency approach to high bandwidth instruction fetching. In: Proc. of the 29th MICRO (December 1996)","DOI":"10.1109\/MICRO.1996.566447"},{"key":"17_CR23","unstructured":"Sazeides, Y., Smith, J.E.: Implementations of context based value predictors. Technical Report ECE-97-8, University of Wisconsin-Madison (December 1997)"},{"key":"17_CR24","doi-asserted-by":"crossref","unstructured":"Mowry, T.C., Lam, M.S., Gupta, A.: Design and evaluation of a compiler algorithm for prefetching. In: Proc. of the 5th ASPLOS (October 1992)","DOI":"10.1145\/143365.143488"},{"key":"17_CR25","doi-asserted-by":"crossref","unstructured":"Chen, T.F., Baer, J.L.: Reducing memory latency via non-blocking and prefetching caches. In: Proc. of the 5th ASPLOS (October 1992)","DOI":"10.1145\/143365.143486"},{"key":"17_CR26","doi-asserted-by":"crossref","unstructured":"Timothy Sherwood, G.H., Perelman, E., Calder, B.: Automatically characterizing large scale program behavior. In: Proc. of the 10th ASPLOS (October 2002)","DOI":"10.1145\/605402.605403"},{"key":"17_CR27","doi-asserted-by":"crossref","unstructured":"Tullsen, D.M., Brown, J.A.: Handling long-latency loads in a simultaneous multithreading processor. In: Proc. of the 34th MICRO (December 2001)","DOI":"10.1109\/MICRO.2001.991129"},{"key":"17_CR28","doi-asserted-by":"crossref","unstructured":"Tullsen, D.M., Eggers, S.J., Emer, J.S., Levy, H.M., Lo, J.L., Stamm, R.L.: Exploiting choice: instruction fetch and issue on an implementable simultaneous multithreading processor. In: Proc. of the 23rd ISCA (May 1996)","DOI":"10.1145\/232973.232993"},{"key":"17_CR29","doi-asserted-by":"crossref","unstructured":"Tullsen, D.M., Eggers, S.J., Levy, H.M.: Simultaneous multithreading: maximizing on-chip parallelism. In: Proc. of the 22nd ISCA (June 1995)","DOI":"10.1145\/223982.224449"},{"key":"17_CR30","doi-asserted-by":"crossref","unstructured":"Tyson, G.S., Austin, T.M.: Improving the accuracy and performance of memory communication through renaming. In: Proc. of the 30th MICRO (December 1997)","DOI":"10.1109\/MICRO.1997.645812"},{"key":"17_CR31","doi-asserted-by":"crossref","unstructured":"Yeh, T.-Y., Marr, D., Patt, Y.: Increasing instruction fetch rate via multiple branch prediction and a branch address cache. In: Proc. of the 7th ACM Int. Conf. on Supercomputing (July 1993)","DOI":"10.1145\/165939.165956"},{"key":"17_CR32","unstructured":"Zhigang Hu, S.K., Martonosi, M.: Timekeeping in the memory system: Predicting and optimizing memory behavior. In: Proc. of the 29th ISCA (May 2002)"}],"container-title":["Lecture Notes in Computer Science","Architecture of Computing Systems - ARCS 2006"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11682127_17","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,4,16]],"date-time":"2019-04-16T18:20:54Z","timestamp":1555438854000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11682127_17"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"ISBN":["9783540327653","9783540327660"],"references-count":32,"URL":"https:\/\/doi.org\/10.1007\/11682127_17","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2006]]}}}